A Wide Range Temperature Stable Integrated Current Reference

Matthias Radecker¹, Alois Knoll¹, Robert Kocaman³, Viktor Buguszewicz², Ralf Rudolf² ¹Fraunhofer-Institut für Autonome intelligente Systeme, Sankt Augustin, Germany ²Eupec GmbH, Duisburg, Germany

³Ecole Superieure de Technologie Electronique, Groupe ISIEE, Noisy-le-Grand Cedex,France matthias.radecker@ais.fraunhofer.de

Abstract

A current reference integrated circuit was built in a 2 micron CMOS process based on SIMOX technology, without the need of external trimming, to provide 19.5 μ A. The overall error was less than +/- 1% (< 67 ppm/K) over 240 K temperature range from – 40 to 200 °C (Vdd<5 V, Vcc>10V), at a power consumption of less than 1.5 mW. From –15 to 90 °C the TC was < 12 ppm/K, derived by higher order temperature compensation. The temperature dependence of the diode parameters is cancelled out against the temperature coefficient of the resistors The error of the absolute current value was +/- 5 % (30 circuits from two different wafers).

The circuit of 0.3 mm^2 contains only p-channel and n-channel MOS transistors, pin-diodes, and p+ resistors. It is applicable for oscillator and filter frequency stability, and for precise time delay circuits, especially in smart power and high temperature applications.

1. Introduction

A general task in designing analogue integrated circuits is to provide a current reference which is stable over temperature and over supply voltage, as for frequency stability of oscillators and filters, or for accurate time delays [1]. In most of the cases, bipolar transistors are used to achieve accurate onchip current references [1], [2], [4], where in this work pindiodes have been used only.

2. Design

Fig. 1 shows the block diagram of the circuit. A PTAT current is used to supply a diode D6 and a resistor R3 in parallel (section B). The current in the resistor depends on resistor temperature coefficient, and on the temperature dependent diode voltage drop, as well. The NTC current is mirrored from R3 by a factor kn, and added to the PTAT current, mirrored by a factor kp in section C to achieve a reference current Iref. Practically, the schematic of the circuit, shown in Fig. 7, contains a two stage high-swing cascode to minimize the error,



Fig.1: Block Diagram of Current Reference Circuit

caused by the swing of the supply voltage Vdd. The PTAT current is given by

$$I_{PTAT} = \frac{m U_T}{Rl} \ln \left(\frac{A_{D1}}{A_{D2}} \right) (1)$$

and $U_T = \frac{k T}{q} (2).$

The negative temperature coefficient current (NTC) is found by

$$I_{NTC} = I_{R3} = \frac{U_{D6}}{R3}$$
(3)

and the temperature dependence in the Shockley model, for low emission coefficients near m=1.0:

$$\frac{\partial U_{D6}}{\partial T} = \frac{U_{D6}}{T} - \frac{mk}{q} \left(3 + \frac{E_{G0}}{kT}\right) \approx \frac{1}{T} \left(U_{D6}(T) - m(T)\frac{E_{G0}}{q}\right)$$
(4)

A resistor depends on temperature by

$$R = R_N \left(1 + k_R \Delta T \right)$$
(5),

when it's quadratic temperature coefficient is neglected. In this case,

$$T_N = 343 \text{ K} = 70 \text{ °C}$$
 (6)

was assumed as the nominal temperature, where the constant term of the current temperature coefficient

becomes zero. The applied doping profile of silicon leads to a diode nominal built-in potential of U_{DN} ,

$$U_{DN} = \frac{k T_N}{q} \ln \left(\frac{N_A N_D}{n_i^2} \right)$$
 (6a)

which was 655 mV. Considering the current density being large enough to meet the "linear" region of a diode shown in Fig.3, diode D1 was designed to have at least a current density of more than 50 nA/ μ m². To achieve the constant term temperature compensation, equations (1) and (3) have to be differentiated, including the addition factors kn and kp, and set to be equal. Taylor's series, applied to the expression 1/T, considering the first two elements, as well as other simplifications deliver the results for the currents to be added:

$$\frac{\partial I_{NTC}}{\partial T} \approx \frac{k_n}{T_N} m(T) (1 - \frac{\Delta T}{T_N}) \left(\frac{U_{D6}(T)}{m(T)} - \Delta U_{Si} \right)$$

$$\frac{1}{R3_N (1 + k_R \Delta T)^2} < 0$$

$$\frac{\partial I_{PTAT}}{\partial T} \approx \frac{k_p}{T_N} m(T) U_{TN} \ln \left(\frac{A_{D1}}{A_{D2}} \right) \frac{1 - k_R T_N}{R1_N (1 + k_R \Delta T)^2} > 0$$
(8)

From (7) and (8), the R3/R1 resistance ratio was found: U_{1} (7)

$$\frac{R3_{N}}{R1_{N}} = \frac{k_{n}}{k_{p}} - \frac{\Delta U_{Si} - \frac{U_{D6}(T_{N})}{m(T_{N})}}{U_{TN} \ln\left(\frac{A_{D1}}{A_{D2}}\right)(1 - k_{R} T_{N})}$$
(9)

While $m(T_N)=1.27$, ΔU_{Si} had an empirical constant value stabilized by the technology, considering that neither the Shockley model (m=1) is applicable, nor the Sah-Noyce-Shockley model (m=2).

$$\Delta U_{Si} \approx 938 \ mV < \frac{E_{G0Si}}{q} = 1.12 \ V \tag{10}$$

As to be seen, the temperature coefficient of $U_{D6}(T)$ in (7) can be influenced by the temperature itself, and by the current density, which increases with temperature, while $I_{PTAT} - I_{NTC}$ is flowing through D6 (see Fig. 5). In a second step, the cancellation of the first order term $\Delta T/T_N$ in (7), appearing as the quadratic temperature dependence, is achieved by choosing the right length of the intrinsic area from Fig. 4 for the diodes. Fig. 5 illustrates the compensation effect of the current density at 27°C, which is also nearly independent from the diodes area at any chosen temperature. The schematic of the complete circuit is shown in Fig. 7. Additionally, a voltage of 1.19 V in this case,

which may be used in analogue circuit applications. Former high-temperature suited ICs are based on this reference, which has been used as a nontrimming on-chip voltage reference, e.g. in [3].

3. Measurement results

Fig. 2 shows current measurements at Vcc=10V, of the external circuits, supplied by the current reference. The external circuit was supplied by Vcc, while the current reference circuit of Fig. 1 was supplied by Vdd. The errors in Fig. 2 would become larger due to the influence of the saturation region of the drain-source voltage, if Vcc would be decreased. The chip micrograph, shown in Fig. 6, includes a chip area of 0.3 mm².



Fig. 2: Measurement and Simulation of Temperature Stability (Vdd < Vcc



Fig. 3: Voltage-Current Characteristics of Pindiodes

Emission Coeffizient m_e



Fig. 4: Temperature Dependency of Emission Coefficient







4. Conclusions

The circuit will be applied for power control integrated circuits, where non-trimming current sensors are desired to optimise the costs. The reported circuit is suited to work at very low voltages when transferred to large scaled technologies in the future, as in low voltage memory circuits, or in battery operated low power circuits, where sub-1-V operation is required.

References

[1] R.A. Blauschild:"An Integrated Time Reference", ISSCC 1994, Digest of Technical Papers,pp.56-57,p. 310

[2] Djenguerian et al., US Patent No. 5,038,053 of Aug., 6th, 1991

[3] M. Radecker et al., "A Single Chip Class E Converter for Compact Fluorescent Lamp Ballasts", ISSCC 1997, Digest of Technical Papers, pp. 378-379, p. 489

[4] G.A. Rincon-Mora, P.E. Allen:"A 1.1-V Current-Mode and Piecewise-Linear Curvature-Corrected Bandgap Reference, IEEE JSSC, Vol.33, No.10, Oct. 1998

[5] H. Banba et al., "A CMOS Bandgap Reference Circuit with Sub-1-V Operation", IEEE Journal of Solid-State Circuits, Vol. 34, No. 5, May 1999, pp. 670-674

[6] P.J. Crawley, G.W. Roberts: "High-Swing MOS Current Mirror with Arbitrarily High Output", Electronics Letters, Feb., 13th, 1992, Vol. 28, No. 4, pp. 361-363

[7] Michael Verbeck: "Hochtemperaturtaugliche, analoge Schaltungskomponenten in Simox-Technologie", Dissertation 1997, Universität

Duisburg, FB Elektrotechnik



Fig. 6: Chip Micrograph



Fig. 7: Schematic of Current Reference Circuit

Acknowledgements

We would like to acknowledge the company Eupec GmbH, especially Viktor Buguszewicz, Ralf Rudolf, and Dirk Priefert, for their ongoing support in the preparation of the integrated circuits, and for providing test opportunities, as well as technological and measurement data of the used SIMOX technology. Further we would like to thank the Fraunhofer-Institute IMS Duisburg and Eupec GmbH for providing design software to finalize the simulation and the layout of the integrated circuits. Former works of Michael Verbeck [7] (Fig. 3, 4 and 5) have been very useful to proof that the analogue parameters have been in agreement with the current measurements we made.