1 Tutorial

Contents

| 1 | Tutor | ial | | 1 |
|----|---------|---------|--|----|
| Gl | lossary | 7 | | 3 |
| | 1.1 | Initial | setup of the development environment | 1 |
| | | 1.1.1 | components | 1 |
| | | 1.1.2 | installation | 1 |
| | | 1.1.3 | verification of successful installation | 1 |
| | | 1.1.4 | first steps with the xme-software for nios | 2 |
| Bi | bliogr | aphy | | 19 |

BSP Board Support Package. 14

CPU Central Processing Unit. 14

HDL Hardware Description Language. 8

IDE Integrated Development Environment. 13

IP Intellectual Property. 1, 4

JTAG Joint Test Action Group. 5

LED Light Emitting Diode. 6

PIO Parallel I/O. 15

SVN Subversion. 2

xme/chromosome a modular middleware architecture for cyber-physical systems. 2

1.1 Initial setup of the development environment

1.1.1 components

Development means creation of a hardware description for the FPGA and writing software for the created hardware. Altera Corporation provides the necessary tools, which are Quartus II and the Nios2SBT, to achieve this.

1.1.2 installation

Please note that this installation description applies to installing the Altera Design Suite v12 on Windows7 64bit only. To install all the required software, Altera Corporation provides a Free Download package at its website, called "Altera Design Suite (Altera Installer)". This is a installer package, which downloads all selected installation components during the installation process from the internet. To start the installation, execute the installer package as an administrative user (right-click and select "run as administrator"). This step is very important, as your USB-Blaster will not work if you installed the software as a low-privileged user.

If the installer asks you to select the desired components, deselect everything and only select

- Quartus II Web Edition (Free) (includes Nios2SBT)
- Cyclone IV E in the Device Families category

If you are running Quartus II v12.0 on a 64bit machine, you might still have difficulties finding the USB Blaster hardware in the Programmer tool. Altera does not ship the 64bit JTAG-Server with the QuartusII Web-Edition. To resolve this issue, install the standalone Programmer Software from https://www.altera.com/download/software/prog-software, which contains a 64bit Programmer and JTAG-Server. (update: as of Quartus II v12.1, you do not need to separately install the standalone Programmer)

Altera offers a paid (Quartus II Subscription Edition) and a free (Quartus II Web Edition) version of its Quartus development suite. The free version includes most of the features for beginners or even professionals. One striking difference are the missing Intellectual Property (IP) license files for several more complex components. These components, which are not fully licensed to free edition users include, but are not limited to NiosII/s or NiosII/f processors (the NiosII/e processor does not require a license), the DDR RAM controller or the tse ethernet MAC component.

1.1.3 verification of successful installation

designing an FPGA

To verify that your installation was successful, this tutorial, which is based on [4] and [1] will guide you through your first steps in the Quartus II environment. You will create your first Nios II CPU on your FPGA. Please note that Altera has removed the SOPC-builder from Quartus II v12 on, which means that for designing the CPU core, [4] is no longer usable. To verify that you have a working set-up, please follow the steps described in [2].

```
Glossary
```

| Select the software products | s you want to install. | | | | |
|------------------------------|---|------------------------|---------------------------|----------------|--------------------|
| | Products | | | Install Size | Download Size |
| | 4 📃 Quartus II Si | ubscription Editio | on (includes Nios II EDS) | 4.4 G | 1.2 G |
| A | Quartus | II software (64- | bit) | 810 M | 122 M |
| All | Device Face | amilies | | - | - |
| | a 🔽 Quartus II W | /eb Edition (Free | e) (includes Nios II EDS) | 4.5 G | 1.3 G |
| | A V Device Face A Device A Device Face A Device Face A Device A Device Face A Device A Device Face A Device Face A Device A Device Face A Device Face A Device A Device Face A Device A De | amilies | | 240 M | 226 M |
| ///// | Arria | II GX | | 472 M | 456 M |
| | Cyclo | ne II | | 29 M | 25 M |
| | Cyclo | ne III/III LS | | 213 M | 189 M |
| | Cyclo | ne IV E | | 240 M | 226 M |
| | Cyclo | ne IV GX | | 179 M | 168 M |
| > Introduction | Cycio | ne v | | 241 M | 033 M |
| - Introduction | Lega | cy Families | | 1.5 M | 044 K |
| Liconco | MAX | 11 V | | 3.0 M 4.2 M | 2.9 M |
| > License | ModelSim-Alt | v ora Startor Editi | ion (Free) | 346 | 400 M |
| | ModelSim-Alt | era Edition | ion (nee) | 3.4 G | 409 M |
| > Installer Setup | DSP Builder | | | 254 M | 51 M |
| > Select Destination | Description | | | | |
| > Select Products | Technica Contene T | C de la second | - + | | * |
| | Includes Cyclone I | v E device supp | ort | | |
| > Summary | | | | | ÷ |
| | | Install: | Download: | | |
| > Installation | Concer Description | 450 | 120 | | |
| motantition | Space Required: | 4.5 6 | 1.3 G | Se | elect/Deselect All |
| | Space Available: | 88 G | 88 G | | |

Figure 1.1: Component selection in the Altera Installer

It is of particular importance to use the correct names for the components, as references to these names have to be consistent.

1.1.4 first steps with the xme-software for nios

In this section, all the steps to create a executable binary for the *DE2-115 development board* are described. All steps in this tutorial are based on the Altera Software in version 12.0 sp1. If you have a different software version, the same steps may apply but some screens or identifiers may differ drom this description. First of all, make sure that you have a copy of the xme/chromosome Subversion (SVN). We will refer to the root of this SVN tree as *jsvn-root*₂.

designing your hardware

This section gives you a quick introduction into the main QuartusII features and on how to build a simple NiosII hardware design with QuartusII. It is based on [2]. This introduction uses QuartusII v12.1 64-Bit on a Windows machine and creates a demo project for the DE2-115 development board. For different Quartus versions or FPGAs, please take care to change this description at the corresponding sections.



Figure 1.2: page 1 of the QuartusII New Project Wizard

basic QuartusII project setup We assume that you have started an instance of QuartusII. Begin by creating a new QuartusII project, by selecting File/New from the menubar and choosing "'New Quartus II Project" from the window, which opens. This starts the New Project Wizard. Fill in your project name and the top-level design entity name (remember this name carefully and name your top component exactly like this). Now you just have to choose the working directory for this project (QuartusII will not create a folder within the working directory, so choose an empty folder). Your project settings should like like figure 1.2) now. If you have checked your input, you can continue by choosing the "'Next ¿"' button. You can skip the Add Files Wizard page by selecting "'Next ¿"' again. On page three, you have to select your exact model of FPGA device. Choosing your FPGA device with caution as a wrong device setting could cause damage to the hardware. For the DE2-115 development board that was used for this introduction, we had to choose the "'EP4CE115F29C7"' device (see figure 1.3). To be sure, which device is used in your board, check the label on the FPGA chip (see figure 1.4). You can skip page four by selecting "Next ¿". Page five will give you a summary of your project settings. Finish the New Project Wizard with "'Finish"'.

designing the NiosII system First of all, we have to create our Processor Block. This can be either be accomplished by using *SOPC Builder* or *Qsys*. Qsys is the newer of them, so we are using Qsys in this introduction. Qsys can be used to create a NiosII system, including components such as timers or memory. This is exactly what we are doing now.

```
Glossary
```

| Family: Cyclone IV E Devices: All Target device Pin count: Auto device selected by the Fitter Speed grade: Ø Specific device selected in 'Available devices' list Other: n/a Available devices: Mame Name Core Voltage LEs User I/Os Memory Bits Embedded multiplier 9-bit elements | • | | Amu | | | | | Device ramily | | |
|---|----------------|--------|-----------------------------------|---|---------------|---------------|--------------|-------------------|--|--|
| Devices: All Target device Pin count: Auto device selected by the Fitter Speed grade: | • | | Package: Any | | • | | IV E | Family: Cyclone | | |
| Target device Speed grade: Any Auto device selected by the Fitter Name filter: Image: Specific devices selected in 'Available devices' list Other: n/a Show advanced devices image: HardCopy compatible only image: Specific devices Wallable devices: Image: Core Voltage LEs User I/Os Memory Bits Embedded multiplier 9-bit elements PLL | | | Any | Pin count: | | | | Devices: All | | |
| Target device Speed grade: Any Auto device selected by the Fitter Name filter: Specific device selected in 'Available devices' list Image: Specific device selected in 'Available devices' list Other: n/a Show advanced devices in HardCopy compatible only Walable devices: Image: Specific device selected in 'Available devices' | | | | | | | | | | |
| Auto device selected by the Fitter Specific device selected in 'Available devices' list Other: n/a Mame to core Voltage LEs User I/Os Memory Bits Embedded multiplier 9-bit elements PLL | • | | Any | speed grade: | | Farget device | | | | |
| Specific device selected in 'Available devices' list Other: n/a valiable devices: Name Core Voltage LES User I/OS Memory Bits Embedded multiplier 9-bit elements PLL | | | | Auto device selected by the Fitter Name filter: | | | | | | |
| Name Core Voltage LEs User I/Os Memory Bits Embedded multiplier 9-bit elements PLL | | | | | | | | vailable devices: | | |
| | 2.0 | PLL | mbedded multiplier 9-bit elements | ory Bits E | lser I/Os Mem | LEs | Core Voltage | Name | | |
| EP4CE115F23I8L 1.0V 114480 281 3981312 532 4 | 20 | 4 | | 2 532 | 3981312 | 114480 | 1.0V | EP4CE115F23I8L | | |
| EP-4CE 115F29C7 1.2V 114480 529 3981312 532 4 | 20 | 4 | | 2 532 | 398131 | 114480 | 1.2V | EP4CE115F29C7 | | |
| EP4CE115F29C8 1.2V 114480 529 3981312 532 4 | 20 | 4 | | 2 532 | 3981312 | 114480 | 1.2V | EP4CE115F29C8 | | |
| EP4CE115F29C8L 1.0V 114480 529 3981312 532 4 | 20 | 4 | | 2 532 | 3981312 | 114480 | 1.0V | EP4CE115F29C8L | | |
| EP4CE115F29C9L 1.0V 114480 529 3981312 532 4 | - | 4 | | 532 | 3981312 | 114480 | 1.0V | EP4CE115F29C9L | | |
| EP4CE115F29I7 1.2V 114480 529 3981312 532 4 | 20 | | | 2 532 | 3981312 | 114480 | 1.2V | EP4CE115F29I7 | | |
| | 20 | 4 | | | | | | | | |
| P4CE115F29I8L 1.0V 114480 529 3981312 532 4 | 20 20 20 | 4 4 | | 2 532 | 3981312 | 114480 | 1.0V | P4CE115F29I8L | | |

Figure 1.3: page 3 of the QuartusII New Project Wizard

A NiosII system requires memory to store instructions and data. To keep the design simple, we are choosing On-Chip memory for our design. On the left of the Qsys window, you have a Component Library, which gives you a selection of all available components for your system. Choose "'Memory and Memory Controllers"'/"'On-Chip"'/"'On-Chip" Memory (RAM or ROM)" from the Component Library and double-click on it, to add it to your system. A new window opens, which lets you choose the parameters for your new component. Change the total memory size to 200480 bytes (see figure 1.5). 20 kiB should be enough for our small demonstration system. Click Finish to add the On-Chip Memory to the system. It will appear in the System Contents list of Qsys.

Next, add the NiosII processor core to the system by choosing "'Embedded Processors" / "'Nios II Processor" from the Component Library. The NiosII parameter window opens and you have to choose a NiosII core variant. More complex cores give performance advantages and have useful functions. For out tutorial, we do not need any special functionality and can choose the smallest core version, "'Nios II/e". Nios II/e is the only core variant, which does not need any IP and thus can be used without time limitation in the free Web Edition of Quartus. In the bottom part of the NiosII parameter window, you can see some error messages, letting you know that the exception and reset vector memory are not set. Ignore these error messages for now and add the processor core by clicking the Finish button. Figure 1.6 shows the parameter window (ignore the Reset Vector and Exception Vector settings for now).

Now you should have three components in the System Components list:

• the clock source *clk_0* (this component was automatically generated for you)



Figure 1.4: label of the FPGA chip

- the On-Chip Memory *onchip_memory2_0*
- the NiosII CPU core *nios2_qsys_0*

To connect components to each other, you can toggle the connection state between components by clicking the semi-transparent dots in the Connections column of the System Contents list. Connect the *clk* port of the *clk_0* component to the *clk1* port of the On-Chip Memory by clicking on the dot in the clk1 row. Connect the clock source *clk* of the *clk_0* component to the Clock Input of your NiosII processor in the same way. Connect the *clk_reset* port from the clock source to the *reset1* port of your memory and to the *reset_n* port of the processor. Now connect the processor with the memory block, by connecting the *s1* port of the memory to both the *data_master* and *instruction_master* ports of the processor. This finishes the first stage of wiring.

After connecting the memory to the CPU, we can fix the processor errors we encountered before. Double-click on the processor component in the System Contents list to open the processor parameter window again. set both options, *Reset vector memory* and *Exception vector memory* to your *onchip_memory2_0.s1* component. The final NiosII settings in the parameter window should look like figure 1.6.

To be able to flash and debug our applications later on, we add a Joint Test Action Group (JTAG) component to our system: Add the *JTAG UART* component from "'Interface Protocols"'/"'Serial"'/"'JTAG UART"' in the Component Library. Do not change any settings in the parameter window and add the component by selecting the *Finish* button. Connect the *clk* port of the *jtag_uart_0* component to *clk_0* of your clock source and *reset* to *clk_reset*. Connect the JTAG's *avalon_jtag_slave* port to the *data_master* port of your CPU.

To be able to generate a BSP for our system later on, we need to have an Interval Timer in our system. Add "'Peripherals"'/"'Microcontroller Peripherals"'/"'Interval Timer"' to the system. Choose *Full-features* from the *Presets* setting and add the component through the *Finish* button. Connect *clk* and *reset* to your *clk_0* component and connect the *s1* port to the *data_master* port of the NiosII CPU.

The system ID component can identify our generated system and thus protect it from accidentally flashing software, which is not intended for this system. The component can be found at "'Peripherals"'/"'Debug and Performance"'/"'System ID Peripheral"'. When adding the System ID component, add a (randomly chosen) 32bit ID into the 32 bit System ID field. This value will identify your system (but is not important for us in this example).

| 👗 On-Chip Memory (RAM or ROI | M) - onchip_memory2_0 | × |
|---|--|---------------|
| Mogacore On-Chip Mem atera_avalon_onchip_r | iory (RAM or ROM) memory2 | Documentation |
| Block Diagram | | |
| Show signals | Type: | |
| l | | |
| onchip_memory2_0 | | |
| ck1 | Single clock operation | |
| el olock | | |
| avalon | Block type: Auto - | |
| reset | * Size | |
| altera_avalon_onchip_memory2 | Data width: 32 💌 | |
| | Total memory size: 20480 bytes | |
| | Minimize memory block usage (may impact fmax) | |
| | Tread latency | |
| | Slave s1 Latency: 1 💌 | |
| | Slave s2 Latency: | |
| | Memory initialization | |
| | Initialize memory content | |
| | Enable non-default initialization file | |
| | User created initialization file: onchip_memory2_0 | |
| | Enable In-System Memory Content Editor feature | |
| | Instance ID: NONE | |
| | | |
| | | |
| | | |
| | | |
| Info: onchip_memory2_0: Memory2_0: Memory | nory will be initialized from onchip_memory2_0.hex | |
| | | |
| | | |
| | | |
| | | Cancel Finish |
| | | |

Figure 1.5: On-Chip Memory parameters

Connect the *sysid_qsys_0* component to the clock source and the CPU's *data_master* port. Our system cannot communicate with its surroundings yet. We want it to be able to control Light Emitting Diodes (LEDs) to let us know if the program is working. To control the LEDs, we need a connection to the LEDs on the board. Add "'Peripherals"'/"'Microcontroller Peripherals"'/"'PIO (Parallel I/O)"' to the system. The parameter window appears. Do not change any settings, as the default value configures the PIO as an 8 bit output device. As we referring to this component later in the software design process, we give it a new name. Right-click on the *pio_0* component, select the *Rename* option and enter *led_pio* as its new name. Connect *clk* and *reset* to the clock source and connect *s1* to the *data_master* port of the processor. To export the *external_connection* port of the *led_pio* component, doubleclick in the *Export* column of the *external_connection* row.

The PIO component finishes the list of components that are needed for this basic NiosII system. Now it is time to remove the errors from our Qsys system. By just adding all the components to the system, Qsys automatically assign base address 0x00000000 to all of them. This creates conflicts, as a memory address can only be used by one component. Qsys provides a function to automatically create a non-conflicting memory assignment. To run this function, select "System" / "Assign Base Addresses" from the menubar.

Finally, the only warnings remaining apply to the Interrupts of the system. Low interrupt numbers mean high priorities in NiosII systems. We assign a low priority (i.e. a high interrupt number) to the JTAG component. You can assign an interrupt to the JTAG component by clicking on the semi-transparent dot in the *IRQ* column of the *jtag_uart_0* component. Type the number *16* into the connection point. Set the interrupt number of the *timer_0* component to *1* by applying the same procedure to the *timer_0* component.

| Nige II Processor - nige2 and 0 | | | | | × |
|--|---------------------------------|---------------------------------------|---|--|---------------|
| Nos a Processor - mosz_tays_0 | _ | | | | |
| Nios II Processor atera_nios2_gsys | | | | | Documentation |
| × Block Diagram | 1 | | | | |
| Show signals | Core Nios I Caches and Memory | Interfaces Advanced Features N | MU and MPU Settings JTAG D | ebug Module | |
| | Select a Nios II Core | | | | |
| nios2_qsys_0 | Nios II Core: | Nios IVe | | | |
| ck data master. | | Nios IVs | | | |
| reset n instruction master | | Nios IVf | | | |
| d_irq istamust scot itag_debug_module_reset | | Nice II/o | Nios II/s | Nios II/f | 1 |
| tag_debug_module available pipe custom instruction_master. | | | 1103 11/3 | | |
| atera_res2_exys | Nios II Selector Guide | NSC 32-bit | NSC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide | NSC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Prediction | |
| | Memory Usage (e.g Stratix IV) | Two M9Ks (or equiv.) | Two M9Ks + cache | Three M9Ks + cache | |
| | Hardware Arithmetic Opera | tion | | | |
| | Hardware multiplication type: | Embedded Multipliers | v | | |
| | Reset Vector | [| . 1 | | |
| | Reset vector offset | onchip_memory2_0.s | 1 • | | |
| | Reset vector: | 0x00000000 | | | |
| | * Exception Vector | | | | |
| | Exception vector memory: | onchip_memory2_0.s1 | 1 • | | |
| | Exception vector offset: | 0x0000020 | | | |
| | Exception vector: | 0×0000020 | | | |
| | MMU and MPU | | | | |
| | Include MMU | | | | |
| | Only include the MMU using an o | perating system that explicitly suppo | orts an MMU. | | |
| | Fast TLB Miss Exception ve | None None | ~ | | |
| | Fast TLB Miss Exception ve | ox00000000 | | | |
| | rasi i co miss exception ve | 0x0000000 | | | |
| | Include MPU | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | Cancel Finish |

Figure 1.6: NiosII processor parameters

Figure 1.7 gives an overview of all the components, which are used in this Qsys system. It also shows the connections between the components (black dots and lines on the left visualize a connection). Further, the Interrupt numbers for the JTAG and Timer components are set (compare column *IRQ*). Base Addresses in this figure were automatically assigned. The assignment can be checked in columns *Base* and *End*.

Once your Qsys system design is finished, you can start generating it (similar to compiling source code). Open the *Generation* tab in Qsys, leave all settings at their default values and click the *Generate* button. Qsys will ask you if you want to save your system. Answer Yes and save the system in your QuartusII project directory. The *Generate* window will show the generation output. Generation can last several minutes, depending on the system design and your host computer's performance. When the status bar in the *Generate* window turns green, your system has been successfully generated. Your *Generate* window should look like figure 1.8. *Close* the Generation window and exit Qsys to return to QuartusII. Congratulations, you are finished with the processor system.

adding the NiosII system to the QuartusII project The newly generated processor system has to be integrated into QuartusII. You can design FPGA hardware in QuartusII either



Figure 1.7: an overview of Qsys system

textually by using VHDL or by using the Verilog language. But QuartusII also lets you design systems without having to use one of the Hardware Description Languages (HDLs). Instead you can design your system graphically. This is what we are doing here to keep things simple. Select File/New... from the menubar and select *Block Diagram/Schematic File* in the *New* window. Create the new Block Diagram file by clicking *OK*. Save the new Block Diagram file with the "'File/Save As..."' command. Use the same name for this entity as you used for your project (see section 1.1.4). We want to create an instance of the NiosII system, that we created in section 1.1.4. Double-click on an empty space in the newly created Block File. The *Symbol* window appears. In the *Libraries* pane on the left of the window, choose your NiosII system, by selecting "'Project/qsys_nios_system'''. Create the NiosII instance by clicking *OK*. Place the NiosII block in your Block Diagram file with your mouse pointer. You can see three wires leaving the *qsys_nios_system*:

- *clk_clk*, the clock input to the NiosII system
- *reset_reset_n*, the reset input to the NiosII system
- *led_pio_external_connection_export*[7..0], the output of the *led_pio* component. This is an 8-bit wide wire, as can be seen by the [7..0] range.

Now we have to connect these wires with input and output pins. in the toolbar of the Block Diagram file, open the menu of the *Pin Tool* option and select *Input*. Now you should have



Figure 1.8: output of succesful generation

an Pin hovering below your mouse pointer. Place it next to your NiosII system block, so that the *clk_clk* wire connects to your pin. Press the menu of the *Pin Tool* again, but this time select Output from the toolbar. Place the output pin next to your NiosII block. Select it (by using the Selection Tool from the toolbar) and rotate the output pin by 180 degrees. You can do that by right-clicking on the output pin and selecting "'Rotate by Degrees/Rotate Left 180". connect the output pin to the *led_pio_external_connection_export*[7..0] wire. You can easily distinguish input and output pins by their shape. Double-click on an empty space in the Block Diagram file again, but this time add "c:/altera/12.1/quartus/libraries/primitives/other/vcc Place the VCC pin next to your NiosII block and connect the VCC pin with the reset_reset_n wire using the Orthogonal Node Tool from the toolbar. Take care to draw the Orthogonal Node line precisely from the *reset_reset_n* wire to the connection of the VCC pin. You should have a small square at the VCC pin and the NiosII block, visualizing an electrical link (the visualization appears only if you have selected the Orthogonal Node line). Right-click on the output pin and open the Properties window of the output pin. Rename the output pin, by typing *LEDG*[7..0] in the *Pin name*(s) field. Rename the input pin, which is connected to the *clk_clk* wire, to *CLOCK_50* in the same way.

Now that all the pins for the hardware design are known, a mapping to the hardware pins of the FPGA chip has to be created. QuartusII has to detect all the pins in our hardware design, thus we have to start the first steps of a compilation run first. To do so, select "'Processing/Start/Start Analysis & Elaboration" from the menubar. A new *Compilation Report* tab opens. If the compilation was successful, a window labeled *Analysis & Elaboration was* successful appears.

If you have encounter an error, particularly the error "'Node instance ;instance_name; instantiates undefined entity <entity_name>"', then QuartusII might not find your NiosII system synthesis files (the compiled files or the NiosII system). In this case, you should add them manually by selecting "'Project/Add/Remove Files in Project..."' from the menubar. Press the button with ... written on it, to select the files you want to add. Add the main .v file, which describes your NiosII block from <*quartusII_project_dir*>/<*niosII_system_name*>/*synthesis*/<*nios* and click the Add button. also add all the files contained in the <*quartusII_project_dir*>/<*niosII_system_name* folder. After adding all the files to the project, the window should look like figure 1.9. close the window wuth the OK button. Your Analysis & Elaboration should finish without any



Figure 1.9: project file setup window for QuartusII

issues.

If Analysis & Elaboration has indexed your hardware design, you can proceed to assign hardware positions to the pins in your hardware design. Open the *Pin Planner* by selecting "'Assignments/Pin Planner"' from the menubar. At the bottom of the Pin Planner window, there is a list with all the pins in your design. Assign a location on the FPGA chip for each of the pins (Nodes in Pin Planner) by clicking on the empty cells in the Location column. According to [3], the pin locations can be looked up in table 1.1. After assigning the Locations, the Pin Planner window should look like figure 1.10. You can close Pin Planner and your hardware design is finished.

To finally generate your hardware design, choose "'Processing/Start Compilation"' from

| Node Name | Location |
|-----------|----------|
| CLOCK_50 | PIN_Y2 |
| LEDG[0] | PIN_E21 |
| LEDG[1] | PIN_E22 |
| LEDG[2] | PIN_E25 |
| LEDG[3] | PIN_E24 |
| LEDG[4] | PIN_H21 |
| LEDG[5] | PIN_G21 |
| LEDG[6] | PIN_G22 |
| LEDG[7] | PIN_E21 |

Table 1.1: pin assignments for the DE2-115 board

the menubar. This process might take several minutes, depending on your machine and hardware design. If your Compilation finishes without errors, you just created your first FPGA hardware design! You can proceed and program your FPGA chip with this hard-



Figure 1.10: Pin Planner with locations assigned to pins

ware design (see section 1.1.4).

programming the FPGA chip

Now that you have created a hardware description for your FPGA and have successfully generated/compiled it, you can proceed to program your design. Programming your hardware design onto the FPGA can be done from the console or by using the Programmer UI.

Programming the FPGA chip will keep the hardware description in the chip until the next programming or power loss. This means that the chip has to be programmed again each time the development board is turned on. To avoid reprogramming upon each power cycle, the FPGA chip can be set to an automatic programming mode. In this mode, the FPGA will take the hardware description from a flash memory and program itself upon start. But there is a restriction to this automatic programming mode: It can only be used, if all the components used in the current hardware design are properly licensed (e.g., the tse ethernet MAC component is not licensed in Quartus II Web Edition). See section 1.1.2 for a short summary of the differences between Quartus versions.

You can start the Programmer manually or even fire it up from your Quartus instance (see figure 1.11 for a screenshot of the Programmer main window). To do so, open your hardware design project and select Tools/Programmer from the menu bar. If you start Programmer from Quartus, the hardware design you want to program should already be preselected. Otherwise, you can use the *Add File*... button to add your .sof file. If your FPGA chip is not selected yet, you can use the *Add Device*... button to select your FPGA chip. Make sure to select the correct chip number, otherwise you risk damaging your hardware.

If you are using a non-licensed component in your hardware design, you can still use that component, but can only use it while your FPGA is connected to your Computer running



Figure 1.11: the main window of Programmer



Figure 1.12: the time limitation warning of Programmer

Programmer. A message will appear, which reminds you of that situation (the message might look like figure 1.12).

Now you need to set your *USB Blaster connection* to the FPGA chip. Simply click the *Hardware Setup...* button and window like 1.13 will show up. If you are using USB Blaster for programming (on DE2-115 boards, you are using USB Blaster), your USB Blaster will show up in the list of *Available hardware items*. Select if from the *Currently selected hardware* dropdown list, close the Hardware Setup window and you sould be ready to start programming. The *Start* button should be enabled, if you have added a .sof file, if you have selected a FPGA device and if your USB Blaster is selected. Start programming the clicking that button. The progress bar should show *Success* after programming finished successfully. This means that your hardware design was programmed onto the FPGA chip. If you are using non-licensed (time-limited) components, a popup window will appear after successful programming (TODO: link to screenshot here). Leave this window open and keep the FPGA chip connected to your computer until you have finished using your hardware design.

| Select a programn hardware setup a Currently selected | ning hardware pplies only to I hardware: | setup to use when pro the current programme [USB-Blaster [USB-0] | ogramming device r window. | s. This programming |
|---|--|--|-------------------------------|---------------------|
| Hardware | | Server | Port | Add Hardware |
| | | CCG | | Remove Hardware |

Figure 1.13: The hardware setup window of Programmer

Sometimes you could have issues with your USB Blaster hardware detection. If your USB Blaster is not selected (from your previous programming), try to select it again in the *Hardware Setup...* window. If it does not show up in the list of *Available hardware items*, check your physical connection to your development board. Make sure the USB cable is connected properly to your computer and the FPGA hardware. Also make sure, that your FPGA hardware is connected to a power source and the power switch is turned on. If the USB programmer is still not shown in the list, close the hardware selection window and open it again (you may need to repeat this procedure several times). In fact, simply retrying the failed operation helps in many cases for the Programmer (not only the issues, which are listed here). Another way to get the Programmer working is to select *Auto Detect* or turning your development board off and on again. If your USB Blaster did never show up in the list of available hardware components, there might be a driver issue on your system. This could be, because you ran the installation process as a non-privileged user. Also make sure, that your USB Blaster is enlisted in Device Manager (on Windows machines).

setting up the BSP

After finishing all hardware related aspects of this introduction into the DE2-115 FPGA, we are ready to start working on the software. Typically, NiosII applications are developed using the Nios2SBT (NiosII Software Build Tools), a modified version of the eclipse Integrated Development Environment (IDE). NiosII applications usually consist of two parts:

- the NiosII Board Support Package (BSP), a software library and runtime environment, which is customized to a Central Processing Unit (CPU) in a hardware design.
- the NiosII application, which is the program implementing the functionality required by the user and relying on functions provided by the BSP

| Nios II Board Support Package | 23 | | | | |
|--|----|--|--|--|--|
| Nios II Board Support Package Create a new Nios II Software Build Tools board support package project | | | | | |
| Project name: quartus_demo_bsp | | | | | |
| SOPC Information File name: C:\Users\martin\Documents\quartus_nios_demo\qsys_nios_system.sopcinfo | | | | | |
| ✓ Use default location | | | | | |
| Location: C:\Users\martin\Documents\quartus_nios_demo\software\quartus_demo_bsp | | | | | |
| CPU: nios2_qsys_0 | | | | | |
| BSP type: Altera HAL | | | | | |
| BSP type version: default | | | | | |
| Additional arguments: | | | | | |
| | ÷ | | | | |
| Command: | | | | | |
| nios2-bsp hal//qsys_nios_system.sopcinfocpu-name nios2_qsys_0 | * | | | | |
| ✓ Use relative path | | | | | |
| | | | | | |
| | | | | | |
| Einish Cance | el | | | | |

Figure 1.14: the BSP creation wizard

Start the Nios2SBT and select your workspace if you have not done so yet. To create a new NiosII BSP, select "'File/New/Nios II Board Support Package", which will open the BSP creation wizard (see figure 1.14). Choose a name for your BSP project and select the path to the *.sopcinfo file*, which has been generated for your NiosII system. The *.sopcfile* should be located in your QuartusII project folder. You can change the location of the BSP (be default, it is saved in a subfolder of your QuartusII project folder). Select the CPU you want to create the BSP for (in case you have more than one CPU in your NiosII system). A BSP can only be generated for one CPU at once. If you have more CPUs in one hardware design, you have to create a BSP for each processor. Confirm your selection by pressing the *Finish* button of the BSP creation wizard. Your BSP project will appear in the *Project Explorer* of the Nios2SBT. Now we are creating the actual NiosII application project, which uses the BSP, that we just created. Choose "'File/New/Nios II Application" to open the

| Nios II Applic | ation | | 23 |
|-----------------|--|-----------|-----|
| Nios II Applica | ation | | |
| Create a new N | ios II Software Build Tools application project | | |
| | | | _ |
| Project name: | quartus_demo | | |
| BSP location: | C:\Users\martin\Documents\quartus_nios_demo\software\q | uartus_de | |
| | | Crea | ite |
| 🔽 Use default | location | | |
| Location: | C:\Users\martin\Documents\quartus_nios_demo\software\ | quartus_(| |
| Additional argu | uments: | | |
| | | | ÷. |
| Command: | | | |
| nios2-app-ge | nerate-makefileapp-dirbsp-dir/quartus_demo_bspo | elf-name | ÷ |
| Use relative | path | | |
| | | | |
| | | | |
| 0 | Finish | Canad | |
| | rinisn | Cance | |

Figure 1.15: the application creation wizard

Nios II Application wizard (see figure 1.15). Enter a name for your application project and select the BSP for your project (the BSP that you created in section 1.1.4). Create the project by selecting the *Finish* button. The project appears in the *Project Explorer*.

To add a new source file to the application project, right-click on the application project and select "'New/Source File". In the *New Source File* window (see figure 1.16), enter a name for the Source File and click *Finish* to create your file. Every project has to contain a main function, which is the entry point to your application. Start by creating this function and adding code to it. Listing 1.1 shows how a basic main function could look like. It demonstrates the output of text to the console by using

```
1 printf("Hello from Nios II!\n");
```

and controls the LEDs, that we connected via a Parallel I/O (PIO) component by using

```
1 IOWR_ALTERA_AVALON_PIO_DATA(PIO_LED_BASE, count & 0x01);
```

. You created your first NiosII software application.

| New Source | File | |
|-------------------------------|-------------------------------|-----------|
| Source File Create a new s | ource file. | C |
| Source folder: | quartus_demo | Browse |
| Source file: | main.c | |
| Template: | Default C source template 🔹 👻 | Configure |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| ? | Finish | Cancel |

Figure 1.16: the BSP creation wizard

```
#include <stdio.h>
1
2 #include <system.h>
  #include "altera_avalon_pio_regs.h"
3
4
5
 int main() {
    printf("Hello from Nios II!\n");
6
    int count = 0;
7
    int delay;
8
     while (1) {
9
       IOWR_ALTERA_AVALON_PIO_DATA(LED_PIO_BASE, count & 0x01);
10
       delay = 0;
11
       while (delay < 2000000) {</pre>
12
13
         delay++;
14
       }
15
       count++;
16
     }
     return 0;
17
18 }
```

Listing 1.1: example implementation of a main function

executing NiosII projects on the target hardware

You can execute your NiosII project from the Nios2SBT. To execute the application, rightclick on the application project in the *Project Explorer* and choose "'Run As/Nios II Hardware". This will compile your application, create a downloadable image, download the software image and execute it on the target hardware. Before executing, please make sure that you programmed the target hardware with the correct Hardware Design (see section 1.1.4).

Another option is to debug your application. To start debugging, right-click the project and select "'Debug As/Nios II Hardware". This will execute the same steps as running the software and additionally start Nios2SBT's debugger.

if a window similar to figure 1.17 appears, your Target Connection setup may be incorrect.

| Debug Configurations | |
|---|---|
| Create, manage, and run configurations (3) [Target Connection]: No Nios II target connection page | ths were located. Check connections and that a Nios II.sof is downloaded. |
| 🗋 📔 🗰 🖶 🕈 🔹 🚺 Name: blah Nios II H | lardware configuration |
| type filter text | rget Connection) 🏇 Debugger) 🤯 Source) 🔲 Common |
| C C/C++ Application Project name: C/C++ Attach to A; | blah v |
| C/C++ Postmortem Project ELF file name: | C:\Users\martin\blah.blf |
| C/C++ Remote App | |
| Launch Group Eable browse for Mios II Hardware File system ELF file | r file system ELF file |
| blinky_a_la_Kai f | |
| 📩 blinky_dual_cpu 📰 | |
| blinky_dual_cpu | Advanced |
| Blinky-manual-i | |
| hello sd 3july r | |
| hello_sd_july02 l | |
| 📩 hello_sd_july09_ | |
| hello_world_0 N | |
| hello_world_sdr | |
| | |
| mvfirst niosII at | |
| RTOSDemo_nio | |
| 💏 RTOSDemo_SBT | |
| 📩 sdram_gang_10j 🚽 | |
| Filter matched 32 of 32 items | Apply Reyert |
| ? | Debug Close |

Figure 1.17: the window indicating an error with the target connection path

To setup the target connection, open the *Target Connection* tab and click the *Refresh Connections* button. Select a *Processor* to execute your target on and a *Byte Stream Device*, through which text output will be transferred (see 1.18). Confirm your selection with *Apply* and start Debugging your software with *Debug*. This finishes the tutorial on how to run your first Nios II Application.



Figure 1.18: choosing the target connection

Bibliography

- [1] Altera. *My First Nios II Software Tutorial*. Altera Corporation, 101 Philip Drive, Assinippi Park, Norwell, Massachusetts 02061 USA, January 2010.
- [2] Altera. *Nios II Hardware Development Tutorial*. Altera Corporation, 101 Innovation Drive, San Jose, CA 95134, May 2011.
- [3] Terasic Technologies Inc. DE2-115 User Manual. Terasic, 2010.
- [4] terasIC. *My First Nios II for Altera DE2-115 Board*. Terasic Technologies, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwan.