# HETEROGENEOUS PARALLEL COMPUTING WITH OPENCL



Sebastian Klose <u>kloses@in.tum.de</u> 27.05.2013



### AGENDA

- Motivation
- OpenCL Overview
- Hardware Examples
- OpenCL on Altera FPGAs





## MOTIVATION





## OPENCL GOALS

- Khronos standard for unified programming of heterogeneous hardware (GPU, CPU, DSP, Embedded Systems, FPGAs, ...)
- Initiated by Apple (2008) Dec. 2008 OpenCL I.0 Release
- explicit declaration of parallelism
- portability/code reuse: same code for different hardware
- ease programmability of parallel hardware



## AVAILABILITY

SDK	Hardware	Version
Intel OpenCL SDK	Core i3/i5/i7 CPU & Integrated Intel HD GPU	1.2
AMP APP SDK	AMD GPUs X86 CPUs	1.2
Apple	CPUs & GPUs	1.2
Altera	selected boards	1.0
Qualcomm	Qualcomm CPU & GPU	1.1
ARM	Mali T604 GPU	1.1







# OPEN COMPUTING LANGUAGE

### Host (C, C++, ...)

### Platform Layer API

query/select devices of hostinitialize compute devices



### Runtime API

- "compile" kernel code
- execute compiled kernels on device(s)
- exchange data between host and compute devices
- synchronize several devices

### OpenCL C Language (Kernel)

OpenCL

GPU

CPU

Accelerator

- C99 subset + extensions
- built-in functions
- (sin, cos, cross, dot, ...)

# PLATFORM MODEL

- one host
- one or more compute devices
- compute devices are composed of one or more compute units
- compute units are divided into one or more processing elements

**Embedded Systems** 

**Robotics and** 



# EXAMPLE: NVIDIA KEPLER GKI 10



- 15 SMX = Compute Units
- ISMX = 192 Processing Elements

Source: <a href="http://www.nvidia.de/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf">http://www.nvidia.de/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf</a>



# EXECUTION MODEL

#### • Kernel

unit of executable code - data parallel or task parallel

#### • Program

collection of kernels and functions (think of dynamic library)

#### Command Queue

host application queues kernels & data transfers in order or out of order

#### Work-Item

execution of a kernel by a single processing element (think of thread)

#### Work-Group

collection of work-items that execute on a single compute unit (think of cpu core)



# SPECIFY PARALLELISM

- say our "global" problem consists of 1024x1024 tasks, which can be executed in parallel
- therefore we have 1024×1024 work-items



 group several work-items into local workgroups



## MEMORY MODEL



# EXECUTION MODEL

- host application submits work to the compute devices via command queues
- **context:** environment within which work-items executes includes: devices, memories and command queues





## SYNCRONIZATION

### • Events:

synchronize kernel executions between different queues in the same context

### Barriers

synchronize kernels within a queue



## SIMPLE KERNEL EXAMPLE

```
void inc( float* a, float b, int N )
{
   for( int i = 0; i < N; ++i )
      {
        a[ i ] = a[ i ] + b;
      }
}
void main( void )
{
    ...
   inc( a, b, N );
}</pre>
```

```
kernel
void inc( global float* a, float b )
{
    int i = get_global_id( 0 );
    a[ i ] = a[ i ] + b;
}
// host code
void main( void )
{
    ...
    clEnqueueNDRangeKernel( ..., &N, ... );
}
```

- inside the kernel you (e.g.) program the execution of the inner part of a loop
- built-in kernels can be used to exploit special hardware units





# OPENCL ON ALTERA FPGAS



# ALTERAS EXECUTION MODEL



Embedded Systems

# ALTERA OPENCL COMPILATION



# DIFFERENCES TO OTHER OPENCL IMPLEMENTATIONS

- in contrast to CPU/GPU, specialized datapaths are generated
- for each kernel, custom hardware is created
- logic is organized in functional units, based on operation and linked together to form the dedicated datapath required to implement the special kernel
- execution of multiple workgroups in parallel in a custom fashion
- pipeline parallelism



## ALTERA LIMITATIONS

#### **OpenCL Version 1.0** (nearly completely)

#contexts: 2 #program\_objects/ctxt = 3 #concurrently running kernels=3 #kernels / device = 16 #arguments / kernel = 128

#cmd\_queues/ctxt = 3; #outstanding events/ctxt around 100 #work\_items / work\_group = 256

- max 256MB of host-side memory (CL\_MEM\_ALLOC\_HOST\_PTR) ٠
- max 2GB DDR as device global memory ٠
- No support for out-of order execution of command queues ٠
- no Image read and write function (atm), no explicit memory fences, no floating point exceptions ٠
- Memory: ٠
  - **global** memory visible to all work-items (e.g. DDR Memory on FPGA) •
  - **local** memory visible to a work-group (e.g. on-chip memory) •
  - **private** memory visible to a work-item (e.g. registers)

![](_page_20_Picture_12.jpeg)

## BENEFITS

- shorter design cycles & time to market
- performance
- performance per watt
- explicit parallelism
- "portable"

![](_page_21_Picture_6.jpeg)

![](_page_21_Figure_7.jpeg)