Industrial Embedded Systems
- Design for Harsh Environment -

Dr. Alexander Walsch alexander.walsch@ge.com

Part VI WS 2012/13 Technical University Munich (TUM)

SW Design Approach


- Identify standards (coding, best practice, etc.) which should be used (overlap with requirements analysis)
 - Company internal design practice: coding and style guidelines
 - Standards: architectural and design constraints imposed by certification, coding standards (e.g. MISRA C/C++)
- Specify major software building blocks and do a rough footprint calculation (e.g. OS, libraries, peripheral support)
- Specify interfaces between software building blocks
- Identify software design patterns if applicable

First Steps

- Common practice:
 - Choose an embedded processor (often based on peripherals, past usage)
 - Get an evaluation board and the software support (IDE editor, compiler, linker, debugger)
 - Implement the most demanding functionality (usually something which uses up a lot of hardware resources) – download the examples and change them
 - Outcome: have a hands-on feeling for feasability (compare lecture II)
- All IC vendors provide evaluation boards and evaluation versions of software (sometimes completely free of charge)
 - E.g. : Microchip MPLAB, TI Code Composer, Freescale Code Warrior
 - Usually come with a large collection of examples

Evaluation Board Example - Microchip Explorer 16 -





Source: microchip.com


- 100-pin PIM riser, compatible with the PIM versions of all Microchip PIC24F/24H/dsPIC33F devices
- Direct 9 VDC power input that provides +3.3V and +5V (regulated) to the entire board
- 3. Power indicator LED
- 4. RS-232 serial port and associated hardware
- 5. On-board analog thermal sensor
- 6. USB connectivity for communications and device programming/debugging
- Standard 6-wire In-Circuit Debugger (ICD) connector for connections to an MPLAB ICD 2 programmer/debugger module
- Hardware selection of PIM or soldered on-board microcontroller (in future versions)
- 9. 2-line by 16-character LCD
- 10. Provisioning on PCB for add on graphic LCD
- 11. Push button switches for device Reset and user-defined inputs
- 12. Potentiometer for analog input
- 13. Eight indicator LEDs
- 74HCT4053 multiplexers for selectable crossover configuration on serial communication lines
- 15. Serial EEPROM
- 16. Independent crystals for precision microcontroller clocking (8 MHz) and RTCC
- operation (32.768 kHz)
- 17. Prototype area for developing custom applications
- 18 Socket and edge connector for PICtail™ Plus card compatibility
- 19. Six-pin interface for PICkit 2 Programmer
- 20. JTAG connector pad for optional boundary scan functionality

Evaluation Board Example Ctd. - Microchip Explorer 16 -

		🗁 C:\Program Files\Microchip\MPLAB C30\exa	mples\dsPIC30F
MU - MPLAB IDE +8.83	_ 6 ×	<u>Eile E</u> dit <u>V</u> iew F <u>a</u> vorites <u>T</u> ools <u>H</u> elp	
Elle Edit View Project Debu	ger Programmer Iools Configure Window Help		🕼 🔉 🗙 💋 🛄-
	a 体 =	Address 🔂 C:\Program Files\Microchip\MPLAB C30\v	
	D\embedded_group\PMU\source\main.h		
PMU.mcp Durce Files	/* main.h */ /* main.c */ /* main.c	Name 🔺	Size Type
	fifndet RAIN H	CE001_ADC_DSP_lib_Filter	File Folder
- 🕒 main.h	fdefine _MAIN_H	CE002_ADC_1MSPS	File Folder
Object Files	/* include uC spefic header file */	CE003_Sinusoidal_BLDC	File Folder
- 🗀 Linker Script	<pre>#include "p33fxxxx.h" int main (woid) (</pre>	CE004_Timer1_RTC	File Folder
Other Files	/* oscillator */ while (1); POSSELFROSC_PROFIL);	CE005_FIR_DSP_lib_Filter	File Folder
	/* use the FCR (fast capacitor resistor) with 7.36 HHz	CE006_address_error_trap	File Folder
	7,36HHz / 2 = 3,68HHz * 40 = 147,2HHz / 2 = 73,3HHz (FOSC /************************************	CE007_stack_error_trap	File Folder
		CE008_oscillator_failure_trap	File Folder
	_POSCIFCKSM_CSECHD & OSCIOFNG_OFF & POSCHD_NONE);	CE009_math_error_trap	File Folder
	/* typedefs */	CE010_ADC_conversions_in_SLEEP_mode	File Folder
	/* interrupts */	CE011_lowpower_dynamic_clock_divide	File Folder
		CE012_lowpower_dynamic_clock_switch	File Folder
	Buld Version Control Find in Files MPLAB SIM	CE013_external_interrupts	File Folder
		CE014_fast_wake_up_from_SLEEP_mode	File Folder
	region address naxinun length (dec)	CE015_internal_fast_RC_tuning	File Folder
		CE016_DCI_master_audio_I25_codec_interface	File Folder
	heap 0 0 (0) stack 0x800 0x7800 (30720)	CE017_DataEEPROM_write_erase_functions	File Folder
	Maximum dynamic memory (bytes): 0x7800 (30720)	CE018_FFT_DSPlib	File Folder
	Executing: "C\Program Files\Microchip\MPLAB C30\bin\pic30-bin2hex.exe" *D\embedded_group\PMU\PMU.cof* Loaded D\embedded_group\PMU\PMU.cof.	CE019_PID	File Folder
📄 Files 🔧 Symbols	Debug build of project 'D.\embedded_group\PMU/PMU.mcp' succeeded.	7	
<u>,</u>	Language tool versions: pic30-as.exe v3.30, pic30-gcc.exe v3.30, pic30-ld.exe v3.30, pic30-ar.exe v3.30		
	Preprocessor symbol 'DEBUG' is defined. Fri Jan 06 11:55:15 2012		
	BUILD SUCCEEDED		
•			
	de91039928660710 pc:0 oods ab PPD dcn ov z 2 120 MMc		
🏄 Start 🔤 🏉 👌 » 🚞	6: (Avidu) 🎉 Explorer 🔁 D:()Docu 🖳 Industria 🔁 PICL8bo 📉 PMU - M 🔁 D:()sinka 🗁 H:()docs(🔃 embedde Search Desktop 🖉 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 🖓 👔 11:56		

Example C code projects

Software Architecture



Scheduling

The need for scheduling (as taken from PMU system requirements specification):

PMUSysRQ 8: Pressure readings communicated via CAN shall not be older than 100ms.

PMUSafetyRQ4: The process safety time shall not exceed 3s.

Task response time:


also known as execution time is the total time required for the computer to complete a task (IO, memory access, overhead, CPU execution time) – a task in general is an instance of a program that consumes time

Task cycle time: time between periodic task calls (start of execution)

A. Walsch, IN2244 WS 2012/13

Scheduling II

- . The main loop:
 - . Super loop
 - Functions (tasks) to be executed in sequence
 - Functions run-to-completion
 - . Single stack
- But:
 - Relies on timeliness of executed functions
 - Variation of function response time will affect timing of all others



Scheduling III

• Timer based interrupts:

:\embedded_group\PMU\source\interrupt.c	D:\embedded_group\PMU\source\main.c
/* /* private function prototypes /*	<pre>#include "main.h" #include "app.h"</pre>
/* /* private constants /*	*
/* /* private variables /*	* FOSCSEL (FNOSC_FRCPLL) ;
/*	<pre>* * * * * * * * * * * * * * * * * * *</pre>
<pre>uint16 match_value; ConfigIntTimer2(T2_INT_PRIOR_1 & T2_INT_ON); WriteTimer2(0); match_value = 0xE9E8; //ms assuming Tcy = 16.7ns*/ OpenTimer2(12_ON & T2_GATE_OFF & T1_IDLE_STOP &\ T2_PS_1_1 & T2_SOURCE_INT, match_value);</pre>	
<pre>} voidattribute_((interrupt, no_auto_psv)) _T2Interru</pre>	Et (voi
<pre>APP_read(); MP_write(); IFSObits.T2IF = 0; /*reset interrupt flag*/</pre>	Stopwatch Total Simulated Synch Instruction Cycles Synch Time Zero Time Processor Frequency (MHz) 120.000000


A. Walsch, IN2244 WS 2012/13

fosc = 2 * fcy

- Task (C function) executed within the timer-driven interrupt service routine (ISR)
- . Timing accurate
- Single stack
- Two priorities: high priority foreground vs. background


Scheduling IV

- Context switch
 - . Switch from one task to another (P1 to P2)
 - Store P1 context (stack pointer if it is a multi-stack implementation, program counter, registers) – if we switch stacks we need assembly language
 - Restore P2 context
- Is there a "natural" context switch?
 - If we work on one stack there is: function and interrupt calls save context automatically (the compiler does that for us):



Scheduling V

• Function call conventions for context:




- Interrupts save context in their stack frame
 - dsPIC default: W0-W15
 - . RCOUNT
 - More on demand save parameter in case of dsPIC C30 compiler
 - In case of the C30 compiler this also applies for functions called within an ISR
- We conclude: a timer-driven interrupt gives us timing accuracy and saves our context Source: microchip.com

A. Walsch, IN2244 WS 2012/13

Scheduling VI


- We can use an ISR to realize a light-weight scheduler:
 - We can call different functions at different times (round-robin based on elapsed time to realize different cycle times)
 - All tasks are C functions that run to completion
 - We can put a background task into the while(1){...} loop in main. E.g. serial communication
 - BUT: does not really work well if we do have different asynchronous sources of interrupt (e.g. timer and ADC)
- . Why do we use our own scheduler at all?
 - Cost of commercial OS
 - Lack of certificate (if we need to certify we need to show that the OS meets the criteria of the certification)
 - Therefore, a very simple scheduler might be a good alternative A. Walsch, IN2244 WS 2012/13

Scheduling VII




Scheduling VIII


- For multiple sources of interrupt we can realize a fixed-priority single-stack scheduler using plain C (compiler takes care of context)
 - Every task is realized by a non-blocking (does not wait for external signal) thread of execution
 - Once an IRQ is fired it is marked for execution (READY) and is run if no task of higher priority is currently running



Scheduling IX


- State-machine based task execution (no state for resource waiting)
- C compiler ISR handling takes over task switching
- Different interrupt sources (timer, ADC, etc) can trigger task creation (post event and mark task for execution)
- Refer to "Build a super simple tasker" <u>http://www.state-</u> <u>machine.com/resources/articles.php</u>





Peripherals

- Embedded processors do come with many peripherals. Usually we need two things:
 - The peripheral specification
 (tells what bit to set to achieve
 a certain functionality)
 - . The device specification
 - An example program or library (tells us the sequence of necessary steps and gives a quick feedback on functionality)



Source: microchip.com

Peripherals II

- It might also be a good idea to define wrapper function to
 - Abstract the hardware useful when working with different embedded processors
 - Allow unified error handling
- Common functions: OpenPeripheral(), ClosePeripheral(), ReadPeripheral(), WritePeripheral(),...
- Macros: EnableInterrupt, DisableInterrupt,...
- In case of the dsPIC Microchip provides ready-to-use functions for peripherals, watchdog, and reset (other IC vendors do as well).

Fault Detection

- Specific to safety-related systems in industrial domain (IEC61508-2) to achieve a higher DC -> influences PFD/PFH and architectural constraints
- What is a DC (diagnostic coverage)?
 - Hardware failures can lead to hazardous system states (not good!) which can result in harm (very bad!) – but they do not have to necessarily
 - DC is the percentage of faults that are detected by checks; $\lambda_{dd} = \lambda_d \times DC/100$
 - A system (in the safety world of 61508) is allowed to fail safe (but it is not available anymore fail-operational).
 - If we can avoid a dangerous system failure by detecting dangerous component faults (λ_d) in advance we can transfer λ_d into λ_s (actually a λ_{du} is transferred into a λ_{dd}).
 - DC comes in four categories: no (<60%), low (60% < DC < 90%), medium (90% < DC < 99%), high (DC > 99%)

Fault Detection II

	i	-	in the first diam. It's				_	-		
Component	See table(s)	Requirements for diagnostic coverage or safe failure fraction claimed				See table(s)				
Electromechanical	A.2	Low (60 %) Does not energize or	Medium (90 %) Does not energize or	High (99 %) Does not energize or de-		Component		Low (60 %)	Medium (90 %)	High (99 %)
devices	<u>^.</u> 2	de-energize Welded contacts	de-energize Individual contacts	energize Individual contacts welded		Invariable memory	A.5	Stuck-at for data and addresses	DC fault model for data and addresses	All faults which affect data in the memory
			welded	No positive guidance of contacts (for relays this failure is not assumed if they are built and tested according to EN 50205 or equivalent) No positive opening (for	built I	Variable memory	A.6	Stuck-at for data and addresses	DC fault model for data and addresses Change of information caused by soft-errors for DRAM with integration	DC fault model for data and addresses Dynamic cross-over for memory cells No, wrong or multiple addressing
				position switches this failure is not assumed if they are built and tested according to EN 60947-5-1, or equivalent)					1 Mbits and higher	Change of information caused by soft-errors for DRAM with integration 1 Mbits and higher
Discrete hardware Digital I/O	A.3, A.7, A.9, A.11	Stuck-at	DC fault model	DC fault model		Clock (quartz)	A.12	Sub- or super- harmonic	Sub- or super-harmonic	Sub- or super-harmonic
Analogue I/O		Stuck-at	DC fault model	drift and oscillation DC fault model		Communication and mass	A.13	Wrong data or addresses	All faults which affect data in the memory	All faults which affect data in the memory
, i		Shuch at	drift and oscillation DC fault model	drift and oscillation DC fault model		storage		No transmission	Wrong data or addresses	Wrong data or addresses
Power supply		Stuck-at	drift and oscillation	drift and oscillation					Wrong transmission time Wrong transmission	Wrong transmission time Wrong transmission sequence
Bus General	A.3 A.7	Stuck-at of the	Time out	Time out	1				sequence	- ·
Memory		addresses Stuck-at of data or	Wrong address	Wrong address decoding		Sensors	A.14	Stuck-at	DC fault model Drift and oscillation	DC fault model Drift and oscillation
management unit Direct memory access		addresses No or continuous access	decoding DC fault model for data and addresses Wrong access time	All faults which affect data in the memory Wrong data or addresses		Final elements	A.15	Stuck-at	DC fault model Drift and oscillation	DC fault model Drift and oscillation
Bus-arbitration (see note 1)		Stuck-at of arbitration signals	No or continuous arbitration	Wrong access time No or continuous or wrong arbitration					ing which device has control be described with continuous	of the bus. s "D" or "1" or "on" at the pins of
CPU Register, internal RAM	A.4, A.10	Stuck-at for data and addresses	DC fault model for data and addresses	DC fault model for data and addresses		NOTE 3 "DC fa open or high imp	ult model" (edance outp	DC = direct current) in outs as well as short cir	cludes the following failure n cuits between signal lines.	nodes: stuck-at faults, stuck-open,
				Dynamic cross-over for memory cells No, wrong or multiple addressing						
Coding and execution including flag register		Wrong coding or no execution	Wrong coding or wrong execution	No definite failure assumption						
Address calculation Program counter, stack pointer		Stuck-at Stuck-at	DC fault model DC fault model	No definite failure assumption DC fault model						
Interrupt handling	A.4	No or continuous interrupts	No or continuous interrupts Cross-over of interrupts	No or continuous interrupts Cross-over of interrupts		Sour	~ <u>∩</u> I⊏	C61508-2	general fau	lts to be

Source: IEC61508-2, general faults to be detected or analyzed

A. Walsch, IN2244 WS 2012/13

Fault Detection III

. Invariable memory and variable memory

					I
Diagno technique/		See IEC 61508-7		nostic coverage achievable	Notes
Word-saving multi-bit redundancy		A.4.1	Mec	lium	
Modified chec	ksum	A.4.2	Lo	ow.	
Signature of one word (8-bit)		A.4.3			The effectiveness of the signature depends on the width of the signature in relation to the block length of the information to be protected
Signature of a double word (16-bit)		A.4.4	High		The effectiveness of the signature depends on the width of the signature in relation to the block length of the information to be protected
Block replicat	ion	A.4.5	High		
Diagnostic technique/measure	See IEC 61508-7	Maximum diagnostic coverage considered achievable	Notes		•
RAM test "checkerboard" or "march"	A.5.1	Low		1	
RAM test "walk-path"	A.5.2	Medium			
RAM test "galpat" or "transparent galpat"	A.5.3	High			
RAM test "Abraham"	A.5.4	High			
Parity-bit for RAM	A.5.5	Low			
RAM monitoring with a A.5.6 modified Hamming code, or detection of data failures with error- detection-correction codes (EDC)		High		_	
Double RAM with hardware or software comparison and read/write test	A.5.7	High			

NOTE 4 For RAM which is read/written only infrequently (for example during configuration) the measures A.4.1 to A.4.4 are effective if they are executed after each read/write access. Source: IEC61508-2

Fault Detection IV

10

Diagnostic technique/measure	See IEC 61508-7	Maximum diagnostic coverage considered achievable	Notes
Failure detection by on-line monitoring	A.1.1	Low (low demand mode) Medium (high demand or continuous mode)	Depends on diagnostic coverage of failure detection
Test pattern	A.6.1	High	
Code protection	A.6.2	High	
Multi-channel parallel output	A.6.3	High	Only if dataflow changes within diagnostic test interval
Monitored outputs	A.6.4	High	Only if dataflow changes within diagnostic test interval
Input comparison/voting (1oo2, 2oo3 or better redundancy)	A.6.5	High	Only if dataflow changes within diagnostic test interval

NOTE 1 This table does not replace any of the requirements of annex C.

NOTE 2 The requirements of annex C are relevant for the determination of diagnostic coverage.

NOTE 3 For general notes concerning this table, see the text preceding table A.1.

• Program sequence

See IEC 61508-7	Maximum diagnostic coverage	Notes
120 01308-7	considered achievable	
A.9.1	Low	
A.9.2	Medium	
A.9.3	Medium	Depends on the quality of the monitoring
A.9.4	High	
A.9.5	Medium	
	A.9.2 A.9.3 A.9.4 A.9.5	A.9.2 Medium A.9.3 Medium A.9.4 High

NOTE 1 This table does not replace any of the requirements of annex C.

NOTE 2 The requirements of annex C are relevant for the determination of diagnostic coverage.

NOTE 3 For general notes concerning this table, see the text preceding table A.1.


Source: IEC61508-2

Fault Detection V

- Fault detection is a series of activities that happen at startup, background (cyclic tests) and specific maintenance cycles
 - CPU
 - Memory (used one)
 - · 10
 - Program sequence
- Basic tool for fault detection evaluation is FMEA/FMEDA
- Time-critical test is cyclic background test since it checks physical resource during operation (must align to the process safety time specified in the systems requirements).


Fault Detection - Memory -


- Memory matrix organization (1-bit ... n-bit) – in reality one data word stored at a specific address
- address decoder, read and write amplifiers, control signals, data in and out
- low diagnostic coverage: stuck-at for data and/or address (constantly '0' or '1')
- medium diagnostic coverage: DC fault model for data and address (stuck-at, high-Z, X-talk)





Fault Detection - Non-variable Memory (program memory) -

- Modified checksum test, based on XOR and circular shift operations
- Defined checksum is compared to the checksum calculated during operation
- Odd-numbered bit errors within a column are detected
- . Low diagnostic coverage test












A. Walsch, IN2244 WS 2012/13

Slide24

Fault Detection

- Non-variable Memory (program memory) II -

- Signature of one word test (CRC), based on Modulo-2 (XOR) arithmetic
- . Memory content is interpreted as a bit stream
- Division by a defined polynomial yields zero, P(X) = 11001 in the example
- All one bit and multi-bit failures within one word and 99.6% of all possible bit failures are detected
- Medium diagnostic coverage test




A. Walsch, IN2244 WS 2012/13

Fault Detection - Non-variable memory (EEPROM) -

- EEPROM content is copied to SRAM and verified during system initialization -> working copy
- All changes are made to working copy
- Working copy is written to EEPROM before power-down or at defined slow cycles (wear-out effect!)
- EEPROM test is reduced to a RAM test we work from RAM data

Fault Detection - Variable memory (SRAM) -

- Checkerboard test low diagnostic coverage
- Cells are checked for correct content in pairs
- Initialization, upward test, • downward test, inverse initialization, upward test, downward test -> 10 * n complexity (number of load store operations)
- Pairs are address inverse



	1–	▶0	1	0
	0	1	0	1
;	1	0	1	0
	0	1	0◀	_1

1

0

1


_0

)	1	0	1	0-
I	0	1	0	1
)	1	0	1	0
	0	1	0	1

0-	-►1	0	1
1	0	1	0
0	1	0	1
1	0	1	-0

Fault Detection - Variable memory (SRAM) II -

- . Walking pattern medium diagnostic coverage
- Initialization (A), the first cell is inverted and all remaining cells are checked for correct content (B), the first cell is inverted again (C), the test is conducted again with inverse background (D) -> 2*n*n + 6*n complexity (number of load store operations)



A. Walsch, IN2244 WS 2012/13

Fault Detection - Variable memory (Stack) -

- Stack data integrity is checked by correct program flow (the stack stores our task context)
- Stack limits are checked by signature or addresses (some controllers provide hardware support)
- Underlying hardware (SRAM) is checked by SRAM tests

frame pointer return address parameter 3 parameter 2 parameter 1 local data stack pointer free stack space signature signature signature signature

high address

low address

Fault Detection - Example -

 RAM tests are destructive – therefore we need to safe the original data in advance

D:\embedded_group\PMU\source\ram_test.c		• 🔤 Watch				
/* public function bodies	*/	Add SFR AC	CA 🔽 Ac	dd Symbol mem		-
/*	*/	Update	Address	Symbol Name	Value	<u> </u>
intl6 Walking_Pattern()			0800	🖯 mem		
			0800		0x5555	
intl6 i, k;		•	0802		OXAAAA	
		•	0804	[2]	OXAAAA	
/* first part: write 1 into all memory cells */			0806	[3]	OXAAAA	
/* write 0 into exactly one */		1	0808	[4]	OXAAAA	
/* read all cells and look verify correctness */			080A	[5]	OXÀÀÀÀ	
<pre>for (i=0; i< RAM_SIZE ; i++) (</pre>			080C	[6]	OXÀÀÀÀ	
*(mem+i) = OxAAAA;)			080E	[7]	OXAAAA	
b for (i=0; i< RAM_SIZE ; i++) (0810	[8]	OXAAAA	
*(nem+i) = 0x5555;			0812	[9]	OXAAAA	
for (k=0; k< RAM SIZE ; k++) {/*read*/		•	0814	[10]	UXAAAA	
if (k == i) {			0816	[11]	OXÀÀÀB	
continue; /*skip*/			0818	[12]	OXAAAA	
			081A	[13]	OXÀÀÀÀ	
else {/*k/=i*/			081C	[14]	OXAAAA	
if(*(mem+k) = 0xAAAA)			081E	[15]	OXAAAA	
continue; /*good*/			0820	[16]	OXAAAA	
)			0822	[17]	OXAAAA	
else(0824	[18]	OXAAAA	
return (-1); /*bad*/			0826	[19]	OXAAAA	
			0828	[20]	OXAAAA	
}			082A	[21]	OXAAAA	
<pre>} *(mem+i) = 0xAAAA; /*reset memory*/</pre>			082C	[22]	OXAAAA	
<pre>^(mem+1) = OXAAAA; / ^reset memory /)</pre>			082E	[23]	OXAAAA	
/* second part: write 0 into all memory cells */			0830	[24]	OXAAAA	
/* write 1 into exactly one */			0832	[25]	OXÀÀÀÀ	
/* read all cells and look verify correctness */			0834	[26]	OXAAAA	
<pre>for (i=0; i < RAM_SIZE ; i++) {</pre>			0836	[27]	OXAAAA	
*(mem+i) = 0x5555; }			0838	[28]	OXAAAA	
			083A	[29]	OXAAAA	
	•		083C	[30]	OXAAAA	
#define APP PRIVATE CONSTANT_1 1			083E	[31]	OXAAAA	
bols #define APP PRIVATE CONSTANT 2 2			0840	[32]	OXAAAA	
			0842	[33]	OXAAAA	
Executing:"			0844	[34]	OXAAAA	
/*			0044	1951	·····	-


A. Walsch, IN2244 WS 2012/13



Slide30


Software Mapping

- stack local data and spilling registers
- heap dynamic data (do not use)
- static data
- text program code
- logical layout mapped to physical location during linkage



Code Structure

- Software stored in ASCII files what is a good way to structure code?
- Object-orientation vs. precedural style
- Object-oriented programming languages (mostly C++) often not an option
 - Proven-in-use of tools challenge (safety-related software)
 - Prior experience of team
- Coding in C in an object-oriented way
 - Reusability
 - Data encapsulation
 - Function encapsulation




- Linkage: describes the accessibility of objects (something that uses memory) from one file to another, or even within the same file – internal, external, no linkage
 - . Internal linkage, external object, accessible within one file
 - External linkage, external object, accessible throughout the whole program
 - No linkage, internal object, accessible from within the function
- <u>Scope</u>: region of a program in which an object is visible block, file, function, function prototype

• External declarations (outside a function)

Storage Class Specifier	Function or Data Object	Linkage	Duration
static	either	internal	static
extern	either	external	static
none	function	external	static
none	data object	external	static

Internal declarations

Storage Class Specifier	Function or Data Object	Linkage	Duration
register	data object	none	automatic
auto	data object	none	automatic
static	data object	none	static
extern	either	external	static
none	data object	none	automatic
none	function	external	static



D:\emt	bedded_group\PMU\source\main.c	
	/* /* main.c /*	*/ */ */
	<pre>#include "main.h" #include "app.h"</pre>	
	<pre>/* /* Macros for setting device configuration registers /* executed once per project /* oscillator configuration /* input: processor spec, example projects</pre>	*/ */ */ */
	/*FOSCSEL(FNOSC_FRCPLL); _FOSC(FCKSM_CSECMD & OSCIOFNC_OFF & POSCMD_NONE);	
	<pre>int main (void) { APP_init(); while (1) (APP read(); }</pre>	
	APP_write();)	
	/* /* END OF FILE /*	*/ */ */
•		

Туре	Bits	Min	Max
char, signed char	8	-128	127
unsigned char	8	0	255
short, signed short	16	-32768	32767
unsigned short	16	0	65535
int, signed int	16	-32768	32767
unsigned int	16	0	65535
long, signed long	32	-2 ³¹	2 ³¹ - 1
unsigned long	32	0	2 ³² - 1
long long**, signed long long**	64	-2 ⁶³	2 ⁶³ - 1
unsigned long long**	64	0	2 ⁶⁴ - 1

Туре	Bits	E Min	E Max	N Min	N Max	
float	32	-126	127	2-126	2 ¹²⁸	
double*	32	-126	127	2-126	2 ¹²⁸	
long double	64	-1022	1023	2-1022	2 ¹⁰²⁴	
E = Exponent						

N = Normalized (approximate)

* double is equivalent to long double if -fno-short-double is used.

A. Walsch, IN2244 WS 2012/13

D:\embedded_group\PMU\source\app.h	- 🗆 ×	D:/embeuded_group/PPio/source/app.c	
		/* */	
/*	*/	/* app.c */	- 1
/* app.h	*/ -	/* */	
/*	*/	#include "main.h"	
		#include "app.h"	
#ifndef APP H		wind with approx	
#define APP H		/* */	
		/* public variable definitions */	
/*	*/	/* */	
/* public constants	*/		
/*		uint16 public1;	
	/	uint16 public2;	
file fire ADD DIDLIC CONSTANT 1 1		/* */	
<pre>#define APP_PUBLIC_CONSTANT_1 1 #A fine APP_PUBLIC_CONSTANT_0 0 0</pre>		/* private function prototypes */	
<pre>#define APP_PUBLIC_CONSTANT_2 2</pre>		/* */	
<pre>#define APP_PUBLIC_CONSTANT_3 3</pre>			
		<pre>static void APP_private();</pre>	
/*	· · · · ·	(* */	
/* public function prototypes	*/	/* */ /* private constants */	
/*	*/	/* */	
<pre>void APP_init();</pre>		#define APP_PRIVATE_CONSTANT_1 1	
<pre>void APP_write();</pre>		#define APP_PRIVATE_CONSTANT_2 2	
<pre>void APP_read();</pre>		#define APP_PRIVATE_CONSTANT_3 3	
		/* */	
#endif		/* */ /* private variables */	
/*	*/	/* privace variables */	
/* END OF FILE	*/		
/*	*/	static uint16 privatel;	
		static uint16 private2;	
		/* */	
	•	/* public function bodies */ /**	
	•	· · · · · · · · · · · · · · · · · · ·	
		void APP init()	
		0	
		<pre>void APP_write()</pre>	
		0	
		void APP_read()	

 $\{\cdot\}$

/* -----/* END OF FILE /* -----

•

*/
FILE */

*/



A. Walsch, IN2244 WS 2012/13

Slide37