



Design Methodologies

Kai Huang



News



Is that real?

12/18/2013

In such a thermally constrained environment, going quad-core only makes sense if you can properly power gate/turbo up when some cores are idle. I have yet to see any mobile SoC vendor (with the exception of Intel with Bay Trail) do this properly, so until we hit that point the optimal target is likely two cores.

Kai.Huang@tum

http://gizmodo.com/iphone-a7-chip-benchmarks-forget-the-specs-it-blows-e-1350717023

2

Outline

- Design Trend Recap
- Gajski's Y-Chart
- Kienhuis Y-Chart
- Model-based Design



3



Embedded Systems Design

- Embedded Systems Design is NOT just a special case of either hardware (Computer/Electrical Engineering) or software (Software Engineering/Computer Science) design.
- It has functional requirements (expected services), and it has non-functional requirements /constraints
 - Interaction constraints: deadlines, throughput, jitter
 - Execution constraints: available resources, power, failure rates
- Embedded Systems design discipline needs to combine

Kai.Huang@tum

Δ

Computer Science

12/18/2013

Computer/Electrical Engineering

Trends in Embedded Systems

- Higher Degree of Integration
 Moore's law
- Power wall

12/18/2013

Towards Multi-Processor (System-on-Chip)

Kai.Huang@tum

Software Increasing
 Flexibility and time-to-market







Power Wall

 Law of Physics: All electrical power consumed is eventually radiated as heat

12/18/2013



Kai.Huang@tum



The Power Wall

Power Wall for MPSoC



12/18/2013

Kai.Huang@tum

Embedded Software Complexity

 Software engineers always push the limits of the hardware capability



Telecom Example



iPhone



Design Crisis: Design Productivity Gap



 The well-know productivity gap generated by the disparity between the rapid paces the design complexity increased in comparison to that of design productivity

Kai.Huang@tum

12/18/2013

CAGR: Compound Annual Growth Rate

11

Needs of New Methodology

 Kurt Keutzer, et. al. "System-Level Design: Orthogonalization of Concerns and Platform-Based Design," IEEE TCAD, 19(12), December 2000.

"we believe that the lack of appropriate methodology and tool support for modeling of concurrency in its various forms is an essential limiting factor in the use of both RTL and commonly used programming languages to express design complexity"

Kai.Huang@tum





System Design: Gajski Y-Chart

- Three design views
 - Behavior (specification/functionality)
 - Structure (netlist/block diagram)
 - Physical (layout/board design)
- Four abstraction levels
 - \circ Circuit level
 - \circ Logic level
 - o Processor (RTL) level
 - System level
- Four component libraries
 - Transistors
 - Logic (standard cells)
 - RTL (ALUs, RFs, ...)

12/18/2013

Processor/Communication (standard, custom)



Kai.Huang@tum



Floorplan



12/18/2013

2

In electronic design automation, a property floorplan of an integrated circuit is a schematic representation of tentative placement of its major functional blocks.

System model Processor model Boolean equations

Transfer functions

Rectanges

Cell, Module Rans

Circuit Level

Transistors

ALU, Register file Gate, Flip-Flops

BD () 2BD



Intel Lynnfield (Core i5/i7)

15

Kai.Huang@tum

Standard Cell

12/18/2013

 A standard cell is a group of transistor and interconnection structures that provides a Boolean logic function or a storage function



Kai.Huang@tum

IIT/OSU standard cell library 2-XOR gate in 0.18 μ m technology

16

System model

Processor model Boolean equations

Transfer functions

Rectang

Circuit Leve

ALU, Register file Gate, Flip-Flop

F(...)

Transistors

Physical/Geometry

Transistors



Kai.Huang@tum

17

 V_{cc}

Logic

Processor, b ALU, Register file Transistors System model Processor model Boolean equations Transfer functions Circuit Level Rectanges Cell, Module Rans Floor Plans PCB

Physical/Geometry

Gate



12/18/2013

Flip-Flop (SR NOR latch)



Characteristic table			
s	R	Q _{next}	Action
0	0	Q	hold state
0	1	0	reset
1	0	1	set
1	1	Х	not allowed

where S and R stand for set and reset

Kai.Huang@tum



Processor Structure Model

12/18/2013

Kai.Huang@tum

19



System model Processor model Boolean equations Transfer functions Transfer functions

System Model

12/18/2013/18/2013

Behavior (MoC) Structure (TLM)



System model Processor model Boolean equations

Transfer functions

Rectanges Cell, Module Rans Floor Plan

PCB

Circuit Level

ocessor, b

ALU, Register file Gate,Flip-Flop Transistors

Physical/Geometry



Synthesis

2



Processor Level Synthesis

- **Operation Binding** Variable Binding Transfer Binding Processor model Cycle-accurate Scheduling **Controller Synthesis** FSM with Datapath Ο Component + Connection Selection Model Refinement CDFG Ο Instruction set flow chart Ο Processor Processor structure model Datapath components Ο Storage (registers, RFs, Scratch pads, data memories) Functional units (ALUs, multipliers, shifters, special functions) Connection (buses, selectors, Floor Plans bridges) **Controller components** Ο Registers (PC, Status register, Control word or Instruction register) Others (AG, Control memory or Processor model **Processor structure** Program memory)
- Processor structure

12/18/2013

- Pipelining, chaining, multi-cycling, forwarding
- Synthesis consists of several tasks: many different sequences possible
 - o Different models, different libraries, different features, different structures

Kai.Huang@tum

o Different tools, different metrics, different quality



System Level Synthesis

- System behavior model
 - o Use a MoC
 - Many MoCs exist
- System structural model
 - Set of computational components
 - Processors
 - IPs
 - Custom HW components
 - Memories

- Set of communication components
 - Buses, bridges, arbiters
 - NoCs



- Synthesis consists of several tasks: different sequences possible
 - Different MoCs, different libraries, different features, different platforms
 - Different tools, different metrics, different quality

Design methodologies

- Design methodology is a sequence of design models, components and tools used to design the product
- Methodologies evolve with technology, complexity, and automation
- A methodology depends on application, company and design group focus
- Standardization arrives when the cost of being special is too high
- Design Methodologies have been drastically changing with the increase in system complexity over the past half-century





- Processor: Processing and communication components for system level
- \circ System: Embedded systems platforms for different applications

Kai.Huang@tum

25

Floorplaning and layout on each level

Bottom-up Methodology

Pros

- \circ Abstraction levels clearly separated with its own library
- $\circ\,$ Accurate metric estimation with layout on each level
- Globally distributed development possible
- Easy management

- Cons
 - $\,\circ\,$ An optimal library for each design is difficult to predict
 - All possible components with all possible parameters
 - All possible optimizations for all possible metrics
 - $\,\circ\,$ Library customization is outside the design group
 - Layout is performed on every level

Top-down Methodology

- Structure **Behavior** (Function) System (Netlist) Start F(... Processor Components RTL F(...) Components Starts with the top level Logic F(...) Components Functional description is converted into component Transistor 머 Components Physical netlist on each level (Layout)
- Each component function is decomposed further on the next abstraction level

Kai.Huang@tum

Layout is given only for transistor components



Top-down Methodology

- Pros
 - Highest level of customization possible on each abstraction level
 - Only one small transistor library needed
 - $\,\circ\,$ Only one layout design at the end

Cons

- Difficult metric estimation on upper levels since layout is not known until the end
- $\,\circ\,$ Design decision impact on higher level not clear
- Hot spot removal is difficult

12/18/2013

 Metric annotation (closure) from lower to higher levels needed during design iterations

Kai.Huang@tum

28



Meet-in-the-Middle Methodology (Option 1)



MoC is synthesized into processor components

12/18/2013

Processor components are synthesized with RTL library

Kai.Huang@tum

System layout is generated with RTL components

Meet-in-the-Middle Methodology (Option 2)

- Behavior Structure (Function) System (Netlist) Start Processor F(...) Components RTL F(....) Components Logic Components Transistor F(...) Components ГΗ Physical (Layout)
- RTL level where they meet MoC is synthesized with
 - processor components
- Processor components are synthesized with RTL library
- RTL components are synthesized with standard cells
- System layout is performed with standard cells
- Two levels of layout

Meet-in-the-Middle Methodology

Pros

- \circ Shorter synthesis
- Less layout
- Less libraries

12/18/2013

Better metric closure

Cons

- Still needs libraries
- $\,\circ\,$ More then one layout
- Metric closure still needed
- Library components may not be optimal



Platform Methodology



- Custom components synthesized with RTL and logic and laid out with standard cells
- Custom components must fit into platform structure



Platform Methodology

Pros

- Two types of layout: system layout for platform (could be predefined) and standard cell layout for custom components
- Standard processors are available
- Custom and interface components are added for optimization

Kai.Huang@tum

Cons

- Platform customization is still needed
- \odot SW and IF components synthesis required



System Methodology



- Architecture cells pre-synthesized with RTL and logic and laid out with standard cells
- A retargetable compiler for architecture cells

12/18/2013

System Methodology

Pros

- Processor-level component only
- Single retargetable compiler for all architecture cells
- Processor-level layout
- Methodology for application experts
- $\,\circ\,$ Minimal knowledge of system and processor levels

Kai.Huang@tum

35

Cons

- \odot Architecture cell definition and library
- IS definition

12/18/2013

 \circ Change of mind

FPGA Methodology



Layout only once

12/18/2013

- Metric estimation very difficult
- Estimation is hidden in the FPGA supplier tools

Kai.Huang@tum

Design Flows (Gajski's view)

- Three generic evolutionary design flows
 - Capture-and-Simulate (1960s to 1980s)
 - Designers do the complete design manually, no automation
 - Designers validate the design through simulation at the end of the design
 - Describe-and-Synthesize (late 1980s to late 1990s)
 - Designers describe just functionality, tools synthesize structure
 - Simulation before and after the synthesis
 - Specify-Explore-Refine (early 2000 to present)
 - System design performed at several levels of abstraction
 - At each level of abstraction designers:
 - First, specify/model the system under design
 - Then, explore alternative design decisions
 - Finally, refine the model according to their decisions (i.e., put more details)
 - The refined model is used as a specification for the next lower level

Traditional System Design



Hardware first approach

12/18/2013

- $\circ~$ Platform is defined by architect or based on legacy
- $\circ~$ Designers develop and verify RTL model of platform
- $\,\circ\,$ Slow error prone process
- SW development after HW is finalized
 - Debugging is complicated on the board due to limited observablity
 - $\,\circ\,$ HW errors found during SW development are difficult to rectify

Kai.Huang@tum

Application is ported after system SW is finalized

38

Virtual Platform based System Design



- Virtual platform (VP) is a fast model of the HW platform
 - Typically an instruction set simulator or C/C++ model of the processor
 - Peripherals are modeled as remotely callable functions
 - $\circ~$ Executes several orders of magnitude faster than RTL
- SW and HW development are concurrent
 - \circ VP serves as the golden model for both SW and HW development
 - SW development can start earlier
 - $\circ~$ HW designers can use SW for realistic test bench for RTL

12/18/2013

Kai.Huang@tum



Model-based System Design



- Model based design gives control to application developers
 - Application is captured as high level C/C++/UML specification
 - Transaction level model (TLM) is used to verify and evaluate the design
- System synthesis
 - The best platform for given application can be synthesized automatically
 - For legacy platforms, application mapping can be generated automatically
 - $\circ~$ Cycle accurate SW/HW can be generated from TLM for implementation

Modeling, Design, Analysis

- Modeling is the process of gaining a deeper understanding of a system through imitation. Models specify what a system does.
- Design is the structured creation of artifacts. It specifies how a system does what it does. This includes optimization.
- Analysis is the process of gaining a deeper understanding of a system through dissection. It specifies why a system does what it does (or fails to do what a model says it should do).

Kai.Huang@tum

41



What for Modeling?

12/18/2013

 Developing insight about a system, process, or artifact through imitation.

 A model is the artifact that imitates the system, process, or artifact of interest.

 A mathematical model is model in the form of a set of definitions and mathematical formulas/objects.

Kai.Huang@tum

42

What is Model-Based Design?

- Create a mathematical model of all the parts of the embedded system
 - \circ Physical world
 - Control system
 - Software environment
 - \circ Hardware platform
 - \circ Network

12/18/2013

Sensors and actuators

Different sub-systems, different approaches to modeling

43

- Construct the implementation from the model
 - \circ Goal: automate this construction, like a compiler

Kai.Huang@tum

In practice, only portions are automatically constructed

The Other Y-Chart [Kienhuis et al.]



Three different ways to improve the performance of a system

Kai.Huang@tum



12/18/2013

44

The Other Y-Chart

- Separation of Concerns

 Application vs. architecture modeling
- Different to Gajski Y-Chart
 - Gajski Y-Chart: covers mainly the synthesis aspect

Kai.Huang@tum

 Kienhuis Y-Chart: covers mainly the quality assessment aspect





Y-Chart Design BUT at Which Level of Abstraction?



Stack of Y-Chart





Design-space exploration: Stepwise Refinement



Search Algorithms

- Linear programming
- Dynamic programming
- Constraints programming
- Tabu search

12/18/2013

- Simulated annealing
- Evolutionary algorithms



Kai.Huang@tum

Summary (1)

- Basic concepts of system design methodologies introduced
- Many different methodologies in use
 One for every group, product, and company
- Methodologies differ in:
 - Input specification, MoC
 - \circ Modeling styles and languages
 - \odot Abstraction levels and amount of detail
 - Verification strategy and prototyping
 - CAD tools and component libraries
- Standards emerge slowly through experience

Summary (2)



Conclusion

Design moving towards system levels

