



Embedded Hardware (1)

Kai Huang



News: PS4 and Xbox One are Coming



kai.huang@tum

The Hardware

PS4→

Xbox One \downarrow

ED

	PS4	Xbox One		
CPU	semi-custom x86 AMD APU 28nm 8-core Jaguar CPU			
CPU frequency	1.6 GHz	1.75 GHz		
GPU	18 CUs:1152 shaders (800MHz)	12 CUs:768 shader (853 MHz)		
Memory	8G 5500MHz DDR5	8G 2133MHz DDR3		
Mem Bandwidth	176GB/sec	68.3GB/sec		
Embedded SRAM	N/A	32MB (204GB/sec)		
	CPU CPU frequency GPU Memory Mem Bandwidth Embedded SRAM	CPUSemi-custom x 28nm 8-coreCPU frequency1.6 GHzGPU18 CUs:1152 shaders (800MHz)Memory8G 5500MHz DDR5Mem Bandwidth176GB/secEmbedded SRAMN/A		

11/19/2013

kai.huang@tum

3

SoC Components

🖄 XBOX

11/19/2013



kai.huang@tum

4

Dataflow MoC Recap

Kahn Process Network

Synchronous DataFlow





11/19/2013

kai.huang@tum



Outline

- Processor
- Memory
- I/O



1



Outline

Processor

Single-cycle datapath
Pipeline datapath
Processor types

- Memory
- I/O





Y-Chart Methodology



Embedded System Hardware

Embedded system hardware is frequently used in a loop (*"hardware in a loop"*):



The Big Picture

Since 1946 all computers have had 5 components



Datapath Components

- Combinational Elements
 - o ALU, Adder
 - Immediate extender
 - o Multiplexers
- Storage Elements
 - Instruction memory
 - o Data memory
 - PC register
 - Register file

Clocking methodology

11/19/2013

 $\,\circ\,$ Timing of reads and writes

kai.huang@tum



ALU: Arithmetic Logic Unit

Ì

- ALU is a digital circuit that performs Arithmetic (Add, Sub, . . .) and Logical (AND, OR, NOT) operations.
- 2. John Von Neumann proposed the ALU in 1945 when he was working on EDVAC.



Multifunction ALU





Single-Cycle Datapath (with Control Signal)

30 Jump or Branch Target Address



Register Transfer Level (RTL)

- RTL is a description of data flow between registers
- RTL gives a meaning to the instructions
- All instructions are fetched from memory at address PC

Instruction RTL Description

ADD	Reg(Rd) ← Reg(Rs) + Reg(Rt);	$PC \leftarrow PC + 4$		
SUB	Reg(Rd) ← Reg(Rs) – Reg(Rt);	$PC \leftarrow PC + 4$		
ORI	Reg(Rt) ← Reg(Rs) zero_ext(Im16);	$PC \leftarrow PC + 4$		
LW	$Reg(Rt) \leftarrow MEM[Reg(Rs) + sign_ext(Im16)];$	$PC \leftarrow PC + 4$		
SW	$MEM[Reg(Rs) + sign_ext(Im16)] \leftarrow Reg(Rt);$	$PC \leftarrow PC + 4$		
BEQ	Q if (Reg(Rs) == Reg(Rt))			
	$PC \leftarrow PC + 4 + 4 \times sign_extend(Im16)$			
	else $PC \leftarrow PC + 4$			
	11/10/2012			

TD

Instructions are Executed in Steps

- R-type Fetch instruction: Fetch operands: Execute operation: Write ALU result: Next PC address:
- I-type Fetch instruction: Fetch operands: Execute operation: Write ALU result: Next PC address:
- BEQ Fetch instruction: Fetch operands: Equality: Branch:

11/19/2013

Instruction \leftarrow MEM[PC] data1 \leftarrow Reg(Rs), data2 \leftarrow Reg(Rt) ALU result \leftarrow func(data1, data2) $Reg(Rd) \leftarrow ALU result$ $PC \leftarrow PC + 4$ Instruction \leftarrow MEM[PC] data1 \leftarrow Reg(Rs), data2 \leftarrow Extend(imm16) ALU result \leftarrow op(data1, data2) $Reg(Rt) \leftarrow ALU result$ $PC \leftarrow PC + 4$ Instruction \leftarrow MEM[PC] data1 \leftarrow Reg(Rs), data2 \leftarrow Reg(Rt) $zero \leftarrow subtract(data1, data2)$ if (zero) $PC \leftarrow PC + 4 + 4 \times sign ext(imm16)$ else $PC \leftarrow PC + 4$

Instruction Execution Examples

LW Iw Rt,C(Rs) Fetch instruction:Instruction \leftarrow MEM[PC]Fetch base register:base \leftarrow Reg(Rs)Calculate address:address \leftarrow base + sign_extend(imm16)Read memory:data \leftarrow MEM[address]Write register Rt:Reg(Rt) \leftarrow dataNext PC address:PC \leftarrow PC + 4

 SW Fetch instruction:
 sw Rt,C(Rs) Fetch registers: Calculate address: Write memory: Next PC address: Instruction \leftarrow MEM[PC] base \leftarrow Reg(Rs), data \leftarrow Reg(Rt) address \leftarrow base + sign_extend(imm16) MEM[address] \leftarrow data PC \leftarrow PC + 4

Jump Fetch instruction:
 j C Target PC address:
 Jump:

11/19/2013

Instruction \leftarrow MEM[PC] target \leftarrow PC[31:28], Imm26, '00' PC \leftarrow target

kai.huang@tum

concatenation



Execution of Load Instruction: lw Rt,C(Rs)



11/19/2013

2

kai.huang@tum



Execution of Store Instruction: sw Rt,C(Rs)



kai.huang@tum

2

11/19/2013

Execution of Jump Instruction: j C

30 Jump Target Address



Drawbacks of Single Cycle Processor

Long cycle time

11/19/2013

2

 $\,\circ\,$ All instructions take as much time as the slowest



 $\circ\,$ Break down instruction execution into multiple cycles

kai.huang@tum

Single-Cycle vs. Multicycle



kai.huang@tum

22

Outline

Processor

Single-cycle datapath
Pipeline datapath
Processor types

- Memory
- I/O



Single-Cycle Datapath

- Shown below is the single-cycle datapath
- How to pipeline this single-cycle datapath?
 Answer: Introduce registers at the end of each stage



Pipelined Datapath

- Pipeline registers, in green, separate each pipeline stage
- Pipeline registers are labeled by the stages they separate
- Is there a problem with the register destination address?



Corrected Pipelined Datapath

Destination register number should come from MEM/WB

 $\,\circ\,$ Along with the data during the written back stage

Destination register number is passed from ID to WB stage



Graphically Representing Pipelines

- Multiple instruction execution over multiple clock cycles
 - $\circ~$ Instructions are listed in execution order from top to bottom
 - $\circ~$ Clock cycles move from left to right

 $\circ~$ Figure shows the use of resources at each stage and each cycle



Instruction–Time Diagram

Diagram shows:



- $\,\circ\,$ Which instruction occupies what stage at each clock cycle
- Instruction execution is pipelined over the 5 stages



Single-Cycle vs Pipelined Performance

- Consider a 5-stage instruction execution in which ...
 - Instruction fetch = ALU operation = Data memory access = 200 ps
 - \circ Register read = register write = 150 ps
- What is the single-cycle non-pipelined time?
- What is the pipelined cycle time?
- What is the speedup factor for pipelined execution?
- Solution

Non-pipelined cycle = 200+150+200+200+150 = 900 ps



Single-Cycle versus Pipelined – cont'd

Pipelined cycle time = max(200, 150) = 200 ps



CPI for pipelined execution = 1

11/19/2013

• One instruction completes each cycle (ignoring pipeline fill)

- Speedup of pipelined execution = 900 ps / 200 ps = 4.5
 Instruction count and CPI are equal in both cases
- Speedup factor is less than 5 (number of pipeline stage)

kai.huang@tum

Because the pipeline stages are not balanced

Summary between Datapaths

Ì

11/19/2013

	Single Cycle	Multiple Cycle	Pipeline
Clock Cycle Time	Long (Long enough for the slowest instruction)	Short (long enough for the slowest instruction step)	Short (long enough for the slowest pipeline stage)
Cycle Per Instruction	1 clock cycle per instruction (by definition)	Variable number of clock cycles per instruction	Fixed number of clock cycles per instruction, one for each pipeline stage
# instruction executing concurrently	1	1	# pipeline stage
Duplicate Hardware	Yes, since we can use a functional unit (FU) for at most one subtask per instruction	No, since the instruction generally is broken into single-FU steps	Yes, to avoid restriction on pipeline execution
Extra Register	No	Yes, to hold results for the next step	Yes, to provide results for the pipeline stage
Performance	Baseline	Faster, but not too fast	Fastest , if pipeline is balanced

kai.huang@tum

Outline

Processor

Single-cycle datapath
Pipeline datapath
Processor types

- Memory
- I/O



General Purpose Processors (GPP)

High performance

- $\,\circ\,$ Highly optimized circuits and technology
- Use of parallelism
 - superscalar: dynamic scheduling of instructions
 - super-pipelining: instruction pipelining, branch prediction, speculation
- \circ complex memory hierarchy
- Not suited for real-time applications
 - Execution times are highly unpredictable because of intensive resource sharing and dynamic decisions

Properties

- Good average performance for large application mix
- High power consumption

GPP + Memory (I): von Neumann Architecture





GPP + Memory (II): Harvard Architecture



kai.huang@tum





Intel Pentium 4 Northwood Buffer Allocation & **Execution Pipeline Start** Instruction Trace Cache Trace Cache Access. **Register Rename** next Address Predict Register Alias History Tables (2x126) Micro code Sequencer Trace Cache Distributed Tag comparators Micro code ROM & Flash Register Alias Tables uOp Queue Fill Buffers 24 bit virtual Tags S 20 100 Instruction Queue (for critical fields of the uOps) Trace Cache Branch Prediction General Instruction Address Oncore Table (BTB), 512 entries. Memory Instruction Address Oucue (queues register entries and latency Return Stacks (2x16 entries) 80 kByte fields of the uOps for scheduling) Trace Cache next IP's (2x) Floating Point, MMX, SSE2 way set Miscellaneous Tag Data Renamed Register File Insting 128 entries of 128 bit. Point Instruction Decoder 6.00 uOp Schedulers Up to 4 decoded uOps/cycle-out. (from max, one x86 instr/cycle) FP Move Scheduler: Point Instructions with more than four (8x8 dependency matrix) and are handled by Micro Sequencer Parallel (Matrix) Scheduler Trace Cache LRU bits for the two double pumped ALU's Raw Instruction Bytes in Data TLB, 64 entry fully General Floating Point an associative, between threads Slow Integer Scheduler: dual ported (for loads and stores) (8x8 dependency matrix) Instruction Fetch Load / Store uOp Scheduler (8x8 dependency matrix) from L2 cache and Load / Store Linear Addre **Branch Prediction** Collision History Table Front End Branch Prediction Integer Execution Core Tables (BTB), shared, 4096 entries in total (1) uOp Dispatch unit & Replay Buffer Instruction TLB's 2x64 entry, Dispatches up to 6 uOps / cycle fully associative for 4k and 4M (2) Integer Renamed Register File pages, In: Virtual address [31:12] 128 entries of 32 bit + 6 status flags Out: Physical address [35:12]+ 12 read ports and six write ports 2 page level bits (3) Databus switch & Bypasses to and from the Integer Register File. 256 kByte 256 kByte L2 Cache L2 Cache (4) Flags, Write Back Block Block (5) Double Pumped ALU 0 Front Side Bus Inter-(6) Double Pumped ALU 1 face, 400..800 MHz (7) Load Address Generator Unit and decents from (8) Store Address Generator Unit (11) ROB Reorder Buffer 3x42 entit (13) Summed Address Index decode and Way Preda (9) Load Buffer (48 entries) (12) 8 kByte Level 1 Data cache (14) Cache Line Read / Write Transferbuffers and (10) Store Buffer (24 entries) April 19, 2003 www.chip-architect.com 256 bit wide bus to and from L2 cache four way set associative. 1R/1W

kai.huang@tum

2

11/19/2013

Simple GPP: Xilinx MicroBlaze



IOPB: Instruction side On chip Peripheral Bus IXCL_M: Instruction-side Xilinx Cache Link Master IXCL_S: Instruction-side Xilinx Cache Link Slave ILMB: Instruction side Local Mory Bus

11/19/2013

DOPB: Data side On chip Peripheral Bus DXCL_M: Data-side Xilinx Cache Link Master DXCL_S: Data-side Xilinx Cache Link Slave DLMB: Data side Local Memory Bus MFSL: Master Fast Simplex Link SFSL: Slave Fast Simplex Link

kai.huang@tum

Embedded Processors – RISC vs. CISC

- Complex instruction set CISC (e.g. x86)
 - Map complexity of common instructions directly in machine code
 - Complex instructions can consist of several simple instructions
 - $\circ~$ Can lead to subtle timing issues
 - Used in general purpose computing
- Reduced instruction set RISC (e.g. ARM Acorn Risc Machine)
 - Only simple machine instructions; Compiler has to map highlevel language onto simple instructions

kai.huang@tum

 $\circ~$ All instructions take the same time

11/19/2013

Used in embedded systems (Real-time hardware, smart phones, ...)

Application Specific Instruction Set Processors

- Micro Controllers (MicroCtrl)
 - $\,\circ\,$ Used in Control Dominated Systems
 - \circ Reactive systems with event driven behavior
 - Application examples: cars, consumer electronics (washing machines, dishwashers etc.)
- Digital Signal Processors (DSPs)
 - Used in Data Dominated Systems
 - $\,\circ\,$ Streaming-oriented systems with mostly periodic behavior
 - Application examples: signal processing
- Very Long Instruction Word Processors (VLIWs)
 - $\,\circ\,$ Used in Data Dominated Systems

11/19/2013

Application examples: image processing

ASIP: Micro Controllers

- Control-dominant applications
 - Supports process scheduling and synchronization
 - Preemption (interrupt), context switch
 - Short latency times
- Low power consumption
- Peripheral units often integrated
- Suited for real-time applications

11/19/2013

→	processor 80C51	8K8 ROM (87C552 8K8 EPROM)-	
-	interrupt	256 x 8 RAM	
-	timer 0 (16 bit)	A/DC	-
-	timer 1 (16 bit)	10 - bit	-
† †	timer 2	PWM	⇒
+	(16 bit)	UART	5
-	watchdog (T3)	I ² C	\$
	parallel ports 1 through 5		

Philips 83 C552: 8 bit-8051 based microcontroller

ASIP: Digital Signal Processors

kai.huang@tum

- Optimized for data-flow applications
- Suited for simple control flow
- Parallel hardware units
- Specialized instruction set,
- High data throughput
- Zero-overhead loops
- Specialized memory
- Suited for real-time applications

11/19/2013



Very Long Instruction Word Processors

- Key idea: detection of possible parallelism to be done by compiler, not by hardware at run-time (inefficient).
- VLIW: parallel operations (instructions) encoded in one long word (instruction packet), each instruction controlling one functional unit.
- VLIW processors are an example of the so called Explicit Parallelism Instruction Computers (EPIC)



Philips TriMedia VLIW CPU



5 issue slots (functional units FU),

11/19/2013

therefore up to 5 instructions can be executed in parallel

kai.huang@tum

Application Specific Integrated Circuits (ASICs)

- Custom-designed circuits necessary
 - \circ if ultimate speed or
 - energy efficiency is the goal and
 - \circ large numbers can be sold.
- Approach suffers from
 - \circ long design times,

11/19/2013

- lack of flexibility (changing standards)
- high costs, i.e., Millions of \$ mask costs



kai.huang@tum



Reconfigurable Processing Units (RPUs)

- Full custom chips (HW) may be too expensive, software (SW) too slow.
- Combine the speed of HW with the flexibility of SW
 - HW with programmable functions and interconnect.
 - HW (Re-)Configurable at design-time or at run-time (dynamic reconfiguration)
- Field Programmable Gate Arrays (FPGAs)
 - $\circ~$ Currently the most sophisticated and used RPUs
 - Applications
 - Fast and very cheap prototyping of (MP-)SoCs
 - Encryption,
 - Fast "object recognition" (medical and military)
 - Adapting mobile phones to different standards
- Very popular devices from
 - XILINX (Virtex II(Pro), Virtex 4, Virtex 5, Virtex 6, Virtex 7)
 - o Altera (Cyclone, Arria, Stratix)
 - Actel and others



Floor-plan of VIRTEX II FPGAs



kai.huang@tum

- Configurable Logic Block (CLB)
- Digital Clock Manager (DCM)
- Input/Output Blocks (IOB)

11/19/2013

System-on-Chip (SoC)

SoC Components



kai.huang@tum

🖄 XBOX

11/19/2013

4

System Specialization

- The main difference between general purpose highest volume microprocessors and embedded systems is specialization.
- Specialization should respect flexibility
 - application domain specific systems shall cover a class of applications
 - some flexibility is required to account for late changes, debugging

System analysis required

 \odot identification of application properties which can be used for specialization

quantification of individual specialization effects

Why Implementation Alternatives?



Energy Efficiency

